

8

7

6

5

4

3

2

1

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.

2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.

3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

K60

MLB

LAST\_MODIFIED=

Tue Feb 8 14:39:56 2011

Page

Contents

Sync

1

Table of Contents

K60

2

System Block Diagram

K60\_BIOT

3

Power Block Diagram

K60\_JERRY

4

BOM Configuration

K60\_AARON

5

DEBUG LEDS

K62

6

Power Conn / Alias

K60\_MARK

7

Holes

K74\_MASTER

8

UNUSED SIGNAL ALIAS

K62

9

Signal Aliases

K62

10

CPU DMI/PEG/FDI/RSVD

K62

11

CPU CLOCK/MISC/JTAG

K62

12

CPU DDR3 INTERFACES

K62

13

CPU POWER

K62

14

CPU GROUNDS

K62

15

STRAPS,PULL UPS,PULL DOWNS FOR PCH AND CPU

K62

16

CPU NON-GFX DECOUPLING

K62

17

GFX DECOUPLING & PCH PWR ALIAS

K62

18

PCH SATA/PCIE/CLK/LPC/SPI

K62

19

PCH DMI/FDI/GRAPHICS

K62

20

PCH PCI/FLASHCACHE/USB

K62

21

PCH MISC

K62

22

PCH POWER

K62

23

PCH GROUNDS

K62

24

PCH DECOUPLING

K62

25

CPU & PCH XDP

K62

26

CLOCK (CK505)

K62

27

CHIPSET SUPPORT

K62

28

DDR3 VREF MARGINING

K62

29

MEMORY CAPS

K62

30

DDR3 SO-DIMM 0 & 2

K62

31

DDR3 SO-DIMM 1 & 3

K62

32

DDR3 SUPPORT AND BITSWAPS

K62

33

PCI-E Wireless Connector

K62

34

USB HUB 1

K62

35

USB HUB 2

K62

36

CAESAR IV SUPPORT

K62

37

ETHERNET PHY (CAESAR IV)

K62

38

Ethernet Connector

K60\_MARK

39

FireWire LLC/PHY (FW643)

K60\_ROSITA

40

FireWire: 1394B MISC

K62

41

FIREWIRE CONNECTOR

K62

42

SATA Connectors

K60\_JERRY

43

EXTERNAL USB CONNECTORS

K62

44

Internal USB Connections

K62

45

SD READER CONNECTOR

K62

46

SMC

K62

47

SMC Support

K62

48

LPC+SPI Debug Connector

K62

Page

Contents

Sync

49

SMBUS CONNECTIONS

K60\_MARK

50

CPU/PCH/GPU POWER SENSE

K62

51

HDD OOB SENSE

K62

52

TEMP SENSORS

K60\_MARK

53

HD AND OD FAN

K62

54

CPU FAN

K60\_JERRY

55

SPI ROM

K62

56

AUDIO: CODEC/REGULATOR

K60\_DAVID

57

AUDIO: FILTER/BUFFER

K60\_DAVID

58

AUDIO: SPEAKER AMP\_1

K60\_DAVID

59

AUDIO: SPEAKER AMP

K60\_DAVID

60

Audio: MLB to I/O Conn.

K60\_DAVID

61

AUDIO: Detects/Grounding

K60\_DAVID

62

AUDIO: Mikey

K60\_DAVID

63

POWER SEQUENCING ENABLES

K62

64

POWER SEQUENCING PGOOD

K62

65

VREG: PPVCORE\_S0\_CPU

K60\_AARON

66

VREG: CPU CORE - PHASES 1-3

K62

67

VREG:AXG PHASE/CORE - CAPS

K60\_AARON

68

1V05 REGULATOR

K62

69

CPU VCCSA REGULATOR

K62

70

5V\_S3 / 3V3\_S5 VREGS

K62

71

1.5V / 1.8V VREGS

K62

72

3.42 G3HOT SUPPLY

K62

73

S3+S0 FETS

K62

74

12V\_S0 & 12V\_S5 switch

K60\_JERRY

75

MXM PCIe, DP & Power

K62

76

MXM I/O

K60\_MASTER

77

MXM PCIe CAPS

K62

78

DP ALIAS AND CONTROL

K60\_AARON

79

GREEN CLOCK

K62

80

T29 POWER

K62

81

Display: Int DP Connector

K62

82

2V9/3V3/12V POWER SWITCH

K62

83

Internal DP MUXing

K62

84

DisplayPort/T29 A MUXing

K62

85

DisplayPort/T29 A Connector

K62

86

T29 Host (1 of 2)

K62

87

T29 Host (2 of 2)

K62

88

K60/K62 RULE DEFINITIONS

K62

89

Memory Constraints

K60\_ROSITA

90

PCIE/DMI/FDI/SATA CONSTRAINTS

K62

91

IBEX PEAK CONSTRAINTS

K62

92

USB/ENET/SD/FW/AUD CONSTRAINTS

K62

93

GRAPHICS CONSTRAINTS

K62

94

SMC Constraints

K62

95

POWER CONSTRAINTS

K62

96

T29 CONSTRAINTS

K62

97

PM RESETS ENABLES PGOOD CONST

K62

98

K60/K62 ICT/FACT

K62

REV

ECN

DESCRIPTION OF REVISION

CK APPD

DATE

2011-02-08

D

C

B

A

A

B

C

D

DRAWING

TITLE=K22

ABBREV=DRAWING

LAST\_MODIFIED=

Tue Feb 8 14:39:56 2011

DRAWING TITLE

SCH,K60,MLB

Apple Inc.

051-8115

11.1.0

1 OF 110

1 OF 98

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

8

7

6

5


4

3


2


1

www.Teknisi-Indonesia.com



AC/DC POWER SUPPLY (Spec:215W)



SYNC MASTER=K60 JERRY		SYNC DATE=01/06/2011	
PAGE TITLE			
Power Block Diagram			
 Apple Inc.		DRAWING NUMBER	051-8115
		SIZE	D
		REVISION	11.1.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	3 OF 110
		SHEET	3 OF 98


## D

C

## B

A

www.Teknisi-Indonesia.com

SYNC MASTER-K60 AARON		SYNC DATE=N/A	
PAGE TITLE			
BOM Configuration			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-8115	D
		REVISION	
		11.1.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
I I NOT TO REPRODUCE OR COPY IT			
I I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
I I ALL RIGHTS RESERVED			
		BRANCH	
		PAGE	4 OF 110
		SHEET	4 OF 98

## D

C


## B

A


## K60 ALTERNATE PARTS

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
128S0298	128S0293			330UF
371S0679	371S0652			PIN DIODE
377S0107	377S0066			USB DIODE
376S0972	376S0612			ROHM TRA-BJT


S5 Led




ALL\_SYS\_PWRGD Led











MXM PWR GOOD Led



VIDEO ON Led





PROTO DEBUG LEDS ARE SHOWN BELOW



PAGE TITLE		PAGE NUMBER	
DEBUG LEDS		051-8115	
Apple Inc.		REVISION	
		11.1.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		5 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		5 OF 98	
IV ALL RIGHTS RESERVED			









CPU Heatsink

4mm Plated Holes (998-0850)




DIMM CONNECTOR NUTS

Nuts (805-9582)




PCH HEATSINK

MOUNTING HOLES (998-0873, 998-0976)



Rear Cover


Standoffs (was 860-1255 but now replaced with 860-1430)




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
860-1430	5	STANDOFF,MLB,K60/K62	SDF0713,SDF0714,SDF0715,SDF0717,SDF0718	


For EMC

EMC Spring (870-1577); Near DIMMs



MXM STANDOFFS (835-0272)




SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
PAGE TITLE			
Holes			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-8115		D
	REVISION		
		11.1.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		7 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		7 OF 98	
IV ALL RIGHTS RESERVED			









D

C

B

A

D


C


B


A

8 7 6 5 4 3 2 1

8 7 6 5 4 3 2 1



PAGE TITLE		
CPU CLOCK/MISC/JTAG		
 Apple Inc.	DRAWING NUMBER	051-8115
	REVISION	11.1.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		11 OF 110
II NOT TO REPRODUCE OR COPY IT		SHEET
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		11 OF 98
IV ALL RIGHTS RESERVED		



Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE  
PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.  
THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER  
051-8115

REVISION  
11.1.0

PAGE  
12 OF 110


SHEET  
12 OF 98

SIZE  
D

PAGE TITLE  
CPU DDR3 INTERFACES

SYNC DATE=01/06/2011

www.Teknisi-Indonesia.com











14x 22UF,0805 INTEL RECOMMENDATION 18X 22UF 0805 (14 Inside cavity and 4 North of processor)

Place inside socket cavity




8X 22UF 0805, 6X 10UF 0805 INTEL RECOMMENDATION 9X22UF 0805,16X 0805 placeholders


Place under socket cavity on secondary side.




6x 22uF 0805, 5x 1uF 0402. INTEL RECOMMENDATION 9X 22uF 0805




2x 47uF, 1x 22uF 0805, 1x 10uF 0603, 1x 4.7uF 0603, 1x 2.2uF 0402, 2x 1uF 0402. INTEL RECOMMENDATION 10x 10uF 0805



Place inside socket cavity



Note: VCCSA decoupling is on regulator page


SYNC MASTER=K62		SYNC DATE=01/06/2011	
PAGE TITLE			
CPU NON-GFX DECOUPLING			
	Apple Inc.	DRAWING NUMBER	051-8115
		SIZE	D
		REVISION	11.1.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
I NOT TO REPRODUCE OR COPY IT			
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
ALL RIGHTS RESERVED			
		PAGE	16 OF 110
		SHEET	16 OF 98

VAXG DECOUPLING


INTEL RECOMMENDATION 6X22UF 0805,3X 4.7UF

PLACEMENT\_NOTE (C1704-C1709):

Place inside socket cavity




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
138S0586	1	CAP,4.7UF,10%,6.3V,0603	C1710	VAXG
113S0022	1	RES,0 OHM,5%,0603	C1710	NO_VAXG



SYNC MASTER=K62

SYNC DATE=01/06/2011

GFX DECOUPLING & PCH PWR ALIAS

 Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-8115

REVISION

11.1.0


BRANCH

PAGE


17 OF 110

SHEET

17 OF 98







Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED


DRAWING NUMBER  
051-8115


REVISION  
11.1.0


BRANCH

PAGE  
19 OF 110

SHEET  
19 OF 98




SYNC MASTER=K62		SYNC DATE=01/06/2011	
PAGE TITLE			
PCH PCI/FLASHCACHE/USB			
 Apple Inc.		DRAWING NUMBER	8122E
		051-8115	D
		REVISION	
		11.1.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	20 OF 110
		SHEET	20 OF 98




SYNC MASTER=K62

SYNC DATE=01/06/2011


PAGE TITLE		
PCH MISC		
	DRAWING NUMBER	051-8115
	REVISION	11.1.0
	BRANCH	
	PAGE	21 OF 110
NOTICE OF PROPRIETARY PROPERTY:		SHEET
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		21 OF 98
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		
IV ALL RIGHTS RESERVED		





SYNC MASTER=K62

SYNC DATE=01/06/2011

PAGE TITLE		PCH GROUNDS	
 Apple Inc.		DRAWING NUMBER	051-8115
		REVISION	11.1.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	23 OF 110
		SHEET	23 OF 98









8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---



## C



## A



8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---




8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---





8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---


8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---








SYNC MASTER=K62		SYNC DATE=01/06/2011	
PAGE TITLE			
MEMORY CAPS			
 Apple Inc.	DRAWING NUMBER	051-8115	SIZE D
	REVISION	11.1.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		30 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		29 OF 98	
IV ALL RIGHTS RESERVED			







www.Teknisi-Indonesia.com


SNB? CANNOT CONTROL THIS SIGNAL DIRECTLY SINCE IT MUST BE HIGH IN SLEEP AND CPU MEM RAILS ARE NOT POWERED IN SLEEP.



89	MEM_A_CLK_P<0>	MAKE_BASE=TRUE	=	MEM_A_CLK_P<0>	30
89	MEM_A_CLK_N<0>	MAKE_BASE=TRUE	=	MEM_A_CLK_N<0>	30
89	MEM_A_CLK_P<1>	MAKE_BASE=TRUE	=	MEM_A_CLK_P<1>	30
89	MEM_A_CLK_N<1>	MAKE_BASE=TRUE	=	MEM_A_CLK_N<1>	30
89	MEM_A_CLK_P<2>	MAKE_BASE=TRUE	=	MEM_A_CLK_P<2>	30
89	MEM_A_CLK_N<2>	MAKE_BASE=TRUE	=	MEM_A_CLK_N<2>	30
89	MEM_A_CLK_P<3>	MAKE_BASE=TRUE	=	MEM_A_CLK_P<3>	30
89	MEM_A_CLK_N<3>	MAKE_BASE=TRUE	=	MEM_A_CLK_N<3>	30
89	MEM_B_CLK_P<0>	MAKE_BASE=TRUE	=	MEM_B_CLK_P<0>	31
89	MEM_B_CLK_N<0>	MAKE_BASE=TRUE	=	MEM_B_CLK_N<0>	31
89	MEM_B_CLK_P<1>	MAKE_BASE=TRUE	=	MEM_B_CLK_P<1>	31
89	MEM_B_CLK_N<1>	MAKE_BASE=TRUE	=	MEM_B_CLK_N<1>	31
89	MEM_B_CLK_P<2>	MAKE_BASE=TRUE	=	MEM_B_CLK_P<2>	31
89	MEM_B_CLK_N<2>	MAKE_BASE=TRUE	=	MEM_B_CLK_N<2>	31
89	MEM_B_CLK_P<3>	MAKE_BASE=TRUE	=	MEM_B_CLK_P<3>	31
89	MEM_B_CLK_N<3>	MAKE_BASE=TRUE	=	MEM_B_CLK_N<3>	31

S	R	CLK	D	Q	QB
L	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	H	H
H	H	POSEDGE	L	L	H
H	H	POSEDGE	H	H	L





SYNC MASTER=K62		SYNC DATE=01/06/2011	
PAGE TITLE			
PCI-E Wireless Connector		DRAWING NUMBER 051-8115	
Apple Inc.		D	
REVISION 11.1.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY:		PAGE 34 OF 110	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		SHEET 33 OF 98	
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



D

C

B

A


D

C

B

A

USB HUB-1



BOM TABLE

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0721	2	SMSC USX2061-AEZG	U3500,U3600	CRITICAL	HUB_USX2061
338S0824	2	SMSC USB2514B	U3500,U3600	CRITICAL	HUB_USB2514B

SEL1	SEL0	DESCRIPTION
DEFAULT K23F ==> 0	0	Internal Default with Self powered Operation
0	1	SMBUS Slave Config
1	0	Internal Default with Bus powered Operation
1	1	EEPROM Supported

NON_REM1	NON_REMO	DESCRIPTION
0	0	All ports are Non removable
0	1	Port1 is non removable
DEFAULT K23F ==> 1	0	Port 1 and 2 are non removable
1	1	Port1,2 and 3 are non Removable

SYNC MASTER=K62

SYNC DATE=01/06/2011

USB HUB 1

Apple Inc.

DRAWING NUMBER 051-8115

REVISION 11.1.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART


IV ALL RIGHTS RESERVED


PAGE 35 OF 110


SHEET 34 OF 98




PAGE TITLE		SYNC DATE=01/06/2011	
USB HUB 2		DRAWING NUMBER	051-8115
Apple Inc.		REVISION	11.1.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	36 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	35 OF 98
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




SYNC MASTER=K62		SYNC DATE=01/06/2011	
PAGE TITLE			
CAESAR IV SUPPORT			
 Apple Inc.	DRAWING NUMBER	051-8115	SIZE D
	REVISION	11.1.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	38 OF 110
		SHEET	36 OF 98




THIS PAGE DIFFERENT BETWEEN K60 and K62.




NO PAIR AND PIN POLARITY SWAPS




SYNC MASTER=K60 MARK		SYNC DATE=01/06/2011	
PAGE TITLE			
Ethernet Connector			
 Apple Inc.		DRAWING NUMBER	051-8115
		SHEET	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	11.1.0
		BRANCH	
		PAGE	40 OF 110
		SHEET	38 OF 98







FW643 1.0V GENERATION




1394 PHY DATA/STROBE OPTIONS




Termination  
Place close to FireWire PHY







2ND & 3RD TPA/TPB PAIR UNUSED



SYNC MASTER=K62		SYNC DATE=01/06/2011	
PAGE TITLE			
FireWire: 1394B MISC			
 Apple Inc.	DRAWING NUMBER	051-8115	SIZE D
	REVISION	11.1.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
BRANCH		PAGE	42 OF 110
SHEET		40 OF 98	





D

C

B

A

D


C

B

A

USB/SMC DEBUG MUX

ADDED AT EVT & SWITCH TO S5 RAIL



USB PORT POWER:


EACH PORT IS HARDWARE Capable of :  
STATE MAX MIN ( WITHIN THE TOLERANCE )  
S0, S3 2.7A 2.1A -- PER PORT


WHEN CURRENT HITS LIMIT, TPS2561 BECOME CONSTANT CURRENT MODE  
AND STAY AT THE LIMIT LEVEL UNTIL THERMAL SHUTDOWN WHEN JUNCTION REACH 130C  
SOFTWARE WILL ALLOW 500MA/PORT, PLUS 2700MA EXTRA POWER TO BE  
distributed to approved devices on a 1st-come, 1st-served basis.


EXAMPLE: Port 1 - iPad fast charging = 2100mA  
Port 2 - Wired Keyboard = 1100mA  
Port 3 - iPhone fast charging = 1000mA  
PORT 4 - USB 2.0 500MA = 500MA  
TOTAL: 4700MA

SYNC MASTER=K62		SYNC DATE=01/06/2011	
PAGE TITLE		EXTERNAL USB CONNECTORS	
		DRAWING NUMBER	051-8115
		REVISION	11.1.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	46 OF 110
		SHEET	43 OF 98


















SYNC MASTER=K62		SYNC DATE=01/06/2011	
PAGE TITLE			
Internal USB Connections			
 Apple Inc.		DRAWING NUMBER	051-8115
		REVISION	11.1.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	47 OF 110
		SHEET	44 OF 98







SYNC MASTER-K62		SYNC DATE=01/06/2011	
PAGE TITLE			
SMC Support			
 Apple Inc.		DRAWING NUMBER	051-8115
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	11.1.0
		BRANCH	
		PAGE	50 OF 110
		SHEET	47 OF 98

D

C

B

A


D

C


B

A


### LPC+SPI Connector




### Alternate SPI ROM Support




### SPI Bus Series Resistance Option



SYNC MASTER=K62 AARON		SYNC DATE=11/30/2009	
PAGE TITLE			
LPC+SPI Debug Connector			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-8115	D
		REVISION	
		11.1.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		BRANCH	
		PAGE	
		51	OF 110
		SHEET	
		48	OF 98







SYNC MASTER=K62

SYNC DATE=01/06/2011

CPU/PCH/GPU POWER SENSE

Apple Inc.

DRAWING NUMBER 051-8115

REVISION 11.1.0


NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

BRANCH

PAGE 53 OF 110


SHEET 50 OF 98














SYNC MASTER=K60 JERRY		SYNC DATE=01/06/2011	
PAGE TITLE			
CPU FAN			
 Apple Inc.	DRAWING NUMBER	051-8115	SIZE
	REVISION	11.1.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	57 OF 110
		SHEET	54 OF 98





D

C

B


A


D


C

B

A




SYNC MASTER=K60 DAVID		SYNC DATE=01/06/2011	
PAGE TITLE			
AUDIO: FILTER/BUFFER			
 Apple Inc.		DRAWING NUMBER	051-8115
		REVISION	11.1.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	63 OF 110
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	57 OF 98
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



RIGHT CH SPEAKER AMP  
APPLE P/N 353S3069

R6402 = HIGH = 400 KHZ  
SPEAKER AMP GAIN = +15.2 DB  
SPEAKER AMP RIN = 104K NOMINAL W/ +15.2 DB GAIN  
FC\_HPF, TWEETERS = ~850 HZ (0.0018 UF)  
FC\_HPF, WOOFERS = ~22.5 HZ (0.068 UF)

SYNC MASTER=K60 DAVID		SYNC DATE=01/06/2011	
PAGE TITLE			
AUDIO: SPEAKER AMP_1			
 Apple Inc.		DRAWING NUMBER	051-8115
		REVISION	11.1.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	64 OF 110
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	58 OF 98
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			





D  
C  
B  
A


D  
C  
B  
A

LEFT CH SPEAKER AMP  
APPLE P/N 353S3069

R6502 = LOW = 300 KHZ  
SPEAKER AMP GAIN = +15.2 DB  
SPEAKER AMP RIN = 104K NOMINAL W/ +15.2 DB GAIN  
FC\_HPF, TWEETERS = ~850 HZ (0.0018 UF)  
FC\_HPF, WOOFERS = ~22.5 HZ (0.068 UF)



SYNC MASTER=K60 DAVID		SYNC DATE=01/06/2011	
PAGE TITLE			
AUDIO: SPEAKER AMP			
 Apple Inc.		DRAWING NUMBER	051-8115
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	11.1.0
		BRANCH	
		PAGE	65 OF 110
		SHEET	59 OF 98




INTERNAL MIC CON  
APPLE P/N 518S0677


SPEAKER CABLE CONNECTORS  
APPLE P/N 518S0748  
APPLE P/N 518S0656

PROPERTIES FOR ALL SPKR NETS		CRITICAL	PROPERTIES FOR ALL SPKR NETS		CRITICAL
		J6602			J6603
		78048-0473			78048-0573
		M-RT-SM			M-RT-SM
WOOFER (BR)	AUD_SPKR_RWER_OUT_P	1	WOOFER (BL)	AUD_SPKR_LWFR_OUT_P	1
	AUD_SPKR_RWER_OUT_N	2		AUD_SPKR_LWFR_OUT_N	2
TWEETER (FR)	AUD_SPKR_RTWT_OUT_P	3	NO_TEST NC NC	J6702_3	3
	AUD_SPKR_RTWT_OUT_N	4		AUD_SPKR_LTWT_OUT_P	4
				AUD_SPKR_LTWT_OUT_N	5

REMOTE I/O CONNECTOR  
APPLE P/N 518S0723

PAGE TITLE		SYNC DATE=01/06/2011	
Audio: MLB to I/O Conn.		Drawing NUMBER	
Apple Inc.		051-8115	
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		11.1.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		66 OF 110	
IV ALL RIGHTS RESERVED		SHEET	
		60 OF 98	



SYNC MASTER=K60 DAVID		SYNC DATE=11/24/2010	
PAGE TITLE			
AUDIO: Detects/Grounding			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-8115		D
REVISION		11.1.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		67 OF 110	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		61 OF 98	

## CODEC OUTPUT SIGNAL PATHS

FUNCTION	VOLUME/MUTE	CONVERTER	PIN COMPLEX	SHDN	DET ASSIGNMENT
HP/LINE OUT	0X03 (3)	0X03 (3)	0X0A (10, D)	GPIO_2	0X0A (D)
PRIMARY SPKRS (WFR)	0X04 (4)	0X04 (4)	0X0B (11)	GPIO_3	N/A
SECONDARY SPKRS (TWT)	0X02 (2)	0X02 (2)	0X09 (09)	GPIO_3	N/A
SPDIF OUT	N/A	0X08 (8)	0X10 (16)	N/A	0X0D (B)

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
AUDIO	*	0.1 mm	?
SPEROUT	*	0.2 mm	?

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
AUDIODIFF	*	AUDIODIFF
SPKROUTDIFF	*	SPKROUTDIFF

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
AUIDIODIFF	*	y	0.1 MM	0.1 MM	10 MM	0.1 MM	0.1 MM
SPEKROUTDIFF	*	y	0.6 MM	0.25 MM	10 MM	0.2 MM	0.2 MM

### CODEC INPUT SIGNAL PATHS


FUNCTION	CONVERTER	PIN COMPLEX	ENABLE/CONTROL	DET ASSIGNMENT
LINE IN	0X05 (5)	0X12 (12,C)	N/A	0X12 (C)
SPDIF IN	0X07 (7)	0x0F (15)	N/A	N/A
INTERNAL MIC	0X06 (6)	0X0E (14,LEFT & RIGHT)	N/A	N/A
EXTERNAL MIC	0X06 (6)	0X0D (13,V22,B,LEFT)	COUGAR POINT GPIO 16	COUGAR POINT GPIO 5 (RCVR INT) COUGAR POINT GPIO 3 (PERIPH DET)


ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
0000	AUDIO_DIFFPAIR	AUDIO	AUD_HP_L_P
0000	AUDIO_DIFFPAIR	AUDIO	AUD_HP_L_N
0000	AUDIO_DIFFPAIR	AUDIO	AUD_HP_R_P
0000	AUDIO_DIFFPAIR	AUDIO	AUD_HP_R_N
0000	AUDIO_DIFFPAIR	AUDIO	AUD_LO1_L_P
0000	AUDIO_DIFFPAIR	AUDIO	AUD_LO1_L_N
0000	AUDIO_DIFFPAIR	AUDIO	AUD_LO1_R_P
0000	AUDIO_DIFFPAIR	AUDIO	AUD_LO1_R_N
0000	AUDIO_DIFFPAIR	AUDIO	AUD_LO2_L_P
0000	AUDIO_DIFFPAIR	AUDIO	AUD_LO2_L_N
0000	AUDIO_DIFFPAIR	AUDIO	AUD_LO2_R_P
0000	AUDIO_DIFFPAIR	AUDIO	AUD_LO2_R_N
0000	AUDIO_DIFFPAIR	AUDIO	AUD_RAMP_LINC_P
0000	AUDIO_DIFFPAIR	AUDIO	AUD_RAMP_LINC_N
0000	AUDIO_DIFFPAIR	AUDIO	AUD_RAMP_RINC_P
0000	AUDIO_DIFFPAIR	AUDIO	AUD_RAMP_RINC_N
0000	AUDIO_DIFFPAIR	AUDIO	AUD_RAMP_LIN_P
0000	AUDIO_DIFFPAIR	AUDIO	AUD_RAMP_LIN_N
0000	AUDIO_DIFFPAIR	AUDIO	AUD_RAMP_RIN_P
0000	AUDIO_DIFFPAIR	AUDIO	AUD_RAMP_RIN_N
0000	AUDIO_DIFFPAIR	AUDIO	AUD_LAMP_LINC_P
0000	AUDIO_DIFFPAIR	AUDIO	AUD_LAMP_LINC_N
0000	AUDIO_DIFFPAIR	AUDIO	AUD_LAMP_RINC_P
0000	AUDIO_DIFFPAIR	AUDIO	AUD_LAMP_RINC_N
0000	AUDIO_DIFFPAIR	AUDIO	AUD_LAMP_LIN_P
0000	AUDIO_DIFFPAIR	AUDIO	AUD_LAMP_LIN_N
0000	AUDIO_DIFFPAIR	AUDIO	AUD_LAMP_RIN_P
0000	AUDIO_DIFFPAIR	AUDIO	AUD_LAMP_RIN_N
0000	AUDIO_DIFFPAIR	AUDIO	AUD_LO1_L_C_P
0000	AUDIO_DIFFPAIR	AUDIO	AUD_LO1_L_C_N
0000	AUDIO_DIFFPAIR	AUDIO	AUD_LO1_R_C_P
0000	AUDIO_DIFFPAIR	AUDIO	AUD_LO1_R_C_N
0000	AUDIO_DIFFPAIR	AUDIO	MAX97220_INL_P
0000	AUDIO_DIFFPAIR	AUDIO	MAX97220_INL_N
0000	AUDIO_DIFFPAIR	AUDIO	MAX97220_INR_P
0000	AUDIO_DIFFPAIR	AUDIO	MAX97220_INR_N
0000	AUDIO_DIFFPAIR	AUDIO	MAX97220_INR_P
0000	AUDIO_DIFFPAIR	AUDIO	MAX97220_INR_N
0000	AUDIO_DIFFPAIR	AUDIO	AUD_SPKR_SWFR_OUT_P
0000	AUDIO_DIFFPAIR	AUDIO	AUD_SPKR_SWFR_OUT_N
0000	AUDIO_DIFFPAIR	AUDIO	AUD_SPKR_RTMF_OUT_P
0000	AUDIO_DIFFPAIR	AUDIO	AUD_SPKR_RTMF_OUT_N
0000	AUDIO_DIFFPAIR	AUDIO	AUD_SPKR_LMFR_OUT_P
0000	AUDIO_DIFFPAIR	AUDIO	AUD_SPKR_LMFR_OUT_N
0000	AUDIO_DIFFPAIR	AUDIO	AUD_SPKR_LTMF_OUT_P
0000	AUDIO_DIFFPAIR	AUDIO	AUD_SPKR_LTMF_OUT_N
0000	AUDIO_DIFFPAIR	AUDIO	AUD_MIC1_IN_P
0000	AUDIO_DIFFPAIR	AUDIO	AUD_MIC1_IN_N
0000	AUDIO_DIFFPAIR	AUDIO	AUD_MIC_INR_P
0000	AUDIO_DIFFPAIR	AUDIO	AUD_MIC_INR_N
0000	AUDIO_DIFFPAIR	AUDIO	AUD_MIC_IN1_CONN_P
0000	AUDIO_DIFFPAIR	AUDIO	AUD_MIC_IN1_CONN_N

## MIKEY RECEIVER CKT


WRITE: 0X72    READ: 0X73

APN 353S2640





SYNC MASTER=K60 DAVID		SYNC DATE=01/06/2011	
PAGE TITLE			
AUDIO: Mikey			
	Apple Inc.		DRAWING NUMBER 051-8115
			SIZE D
		REVISION 11.1.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		BRANCH	
		PAGE 68 OF 110	
		SHEET 62 OF 98	

# SLP\_S4 ENABLES



# SLP\_S3 ENABLES



SYNC MASTER=K62		SYNC DATE=01/06/2011	
PAGE TITLE			
POWER SEQUENCING ENABLES			
 Apple Inc.		DRAWING NUMBER	051-8115
		SIZE	D
		REVISION	11.1.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		69 OF 110	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		63 OF 98	











www.Teknisi-Indonesia.com








O/P= PP1V05\_S0\_REG



VID<3:0>	Voltage
0000	+1.100V
0011	+1.050V

SYNC MASTER-K62		SYNC DATE=01/06/2011	
PAGE TITLE			
1V05 REGULATOR			
	Apple Inc.		DRAWING NUMBER 051-8115
			SIZE D
		REVISION 11.1.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I/T NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I/ ALL RIGHTS RESERVED			
		PAGE 74 OF 110	
		SHEET 68 OF 98	



CPU VCCSA 0.925V (8.8A MAX)

D

D

C


C

B


B

A

A



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
128S0330	2	POLYTANT, 6V, 220UF, 25MOHM	C7509, C7510	

SYNC MASTER=K62		SYNC DATE=11/15/2010	
PAGE TITLE			
CPU VCCSA REGULATOR			
 Apple Inc.		DRAWING NUMBER	051-8115
		SHEET	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	11.1.0
		BRANCH	
		PAGE	75 OF 110
		SHEET	69 OF 98



www.Teknisi-Indonesia.com



www.Teknisi-Indonesia.com


www.Teknisi-Indonesia.com


www.Teknisi-Indonesia.com


www.Teknisi-Indonesia.com




www.Teknisi-Indonesia.com




SYNC MASTER=K62		SYNC DATE=01/06/2011	
PAGE TITLE			
3.42 G3HOT SUPPLY			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-8115		D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION		11.1.0
	BRANCH		
PAGE		79 OF 110	
SHEET		72 OF 98	







SYNC MASTER=K60_JERRY		SYNC DATE=01/06/2011	
PAGE TITLE			
12V_S0 & 12V_S5 switch			
 Apple Inc.		DRAWING NUMBER	051-8115
		REVISION	11.1.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	81 OF 110
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	74 OF 98
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

## Page Notes


Power aliases required by this page:

- =PP3V3\_S0\_MXM  
- =PP5V\_S0\_MXM  
- =PPV\_S0\_MXM\_PWRSRC

Signal aliases required by this page:  
(NONE)

BOM options provided by this page:

- MXM



SYNC_MASTER=K62		SYNC_DATE=01/06/2011	
PAGE TITLE			
MXM PCIe, DP & Power			
Apple Inc.		DRAWING NUMBER	051-8115
		REVISION	11.1.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	84 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	75 OF 98
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


Page Notes

Power aliases required by this page:  
- =PP3V3\_S0\_MXM

Signal aliases required by this page:  
- =SMB\_MXM\_THRM\_DATA - =PM\_MXM\_PGOOD\_PULLUP  
- =SMB\_MXM\_THRM\_CLK


BOM options provided by this page:

PULLUPS & PULLDOWNS AT MXM CONNECTOR



MXM SYSTEM INFORMATION ROM

PLACE CLOSE TO J8400



PAGE TITLE		SYNC DATE=N/A	
MXM I/O		DRAWING NUMBER	
Apple Inc.		051-8115	
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		11.1.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		85 OF 110	
IV ALL RIGHTS RESERVED		SHEET	
		76 OF 98	


8	7	6	5	4	3	2	1
MXM TX CAPS				MXM RX CAPS			
D	90 9	150 9	PEG_R2D_C_P<0>	MXM C8600 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<15>	90 75 90 75
	90 9	150 9	PEG_R2D_C_N<0>	MXM C8601 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<15>	90 75 90 75
	90 9	150 9	PEG_R2D_C_N<1>	MXM C8602 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<14>	90 75 90 75
	90 9	150 9	PEG_R2D_C_P<1>	MXM C8603 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<14>	90 75 90 75
	90 9	150 9	PEG_R2D_C_N<2>	MXM C8604 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<13>	90 75 90 75
	90 9	150 9	PEG_R2D_C_P<2>	MXM C8605 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<13>	90 75 90 75
	90 9	150 9	PEG_R2D_C_P<3>	MXM C8606 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<12>	90 75 90 75
	90 9	150 9	PEG_R2D_C_N<3>	MXM C8607 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<12>	90 75 90 75
	90 9	150 9	PEG_R2D_C_N<4>	MXM C8608 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<11>	90 75 90 75
	90 9	150 9	PEG_R2D_C_P<4>	MXM C8609 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<11>	90 75 90 75
C	90 9	150 9	PEG_R2D_C_N<5>	MXM C8610 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<10>	90 75 90 75
	90 9	150 9	PEG_R2D_C_P<5>	MXM C8611 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<10>	90 75 90 75
	90 9	150 9	PEG_R2D_C_P<6>	MXM C8612 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<9>	90 75 90 75
	90 9	150 9	PEG_R2D_C_N<6>	MXM C8613 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<9>	90 75 90 75
	90 9	150 9	PEG_R2D_C_N<7>	MXM C8614 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<8>	90 75 90 75
	90 9	150 9	PEG_R2D_C_P<7>	MXM C8615 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<8>	90 75 90 75
	90 9	150 9	PEG_R2D_C_P<8>	MXM C8616 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<7>	90 75 90 75
	90 9	150 9	PEG_R2D_C_N<8>	MXM C8617 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<7>	90 75 90 75
	90 9	150 9	PEG_R2D_C_P<9>	MXM C8618 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<6>	90 75 90 75
	90 9	150 9	PEG_R2D_C_N<9>	MXM C8619 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<6>	90 75 90 75
B	90 9	150 9	PEG_R2D_C_N<10>	MXM C8620 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<5>	90 75 90 75
	90 9	150 9	PEG_R2D_C_P<10>	MXM C8621 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<5>	90 75 90 75
	90 9	150 9	PEG_R2D_C_N<11>	MXM C8622 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<4>	90 75 90 75
	90 9	150 9	PEG_R2D_C_P<11>	MXM C8623 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<4>	90 75 90 75
	90 9	150 9	PEG_R2D_C_P<12>	MXM C8624 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<3>	90 75 90 75
	90 9	150 9	PEG_R2D_C_N<12>	MXM C8625 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<3>	90 75 90 75
	90 9	150 9	PEG_R2D_C_N<13>	MXM C8626 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<2>	90 75 90 75
	90 9	150 9	PEG_R2D_C_P<13>	MXM C8627 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<2>	90 75 90 75
	90 9	150 9	PEG_R2D_C_P<14>	MXM C8628 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<1>	90 75 90 75
	90 9	150 9	PEG_R2D_C_N<14>	MXM C8629 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<1>	90 75 90 75
A	90 9	150 9	PEG_R2D_C_N<15>	MXM C8630 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<0>	90 75 90 75
	90 9	150 9	PEG_R2D_C_P<15>	MXM C8631 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<0>	90 75 90 75
D	90 75	150 75	MXM_PCIE_D2R_P<15>	MXM C8632 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<0>	90 75 90 75
	90 75	150 75	MXM_PCIE_D2R_N<15>	MXM C8633 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<0>	90 75 90 75
	90 75	150 75	MXM_PCIE_D2R_P<14>	MXM C8634 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<1>	90 75 90 75
	90 75	150 75	MXM_PCIE_D2R_N<14>	MXM C8635 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<1>	90 75 90 75
	90 75	150 75	MXM_PCIE_D2R_P<13>	MXM C8636 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<2>	90 75 90 75
	90 75	150 75	MXM_PCIE_D2R_N<13>	MXM C8637 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<2>	90 75 90 75
	90 75	150 75	MXM_PCIE_D2R_P<12>	MXM C8638 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<3>	90 75 90 75
	90 75	150 75	MXM_PCIE_D2R_N<12>	MXM C8639 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<3>	90 75 90 75
	90 75	150 75	MXM_PCIE_D2R_P<11>	MXM C8640 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<4>	90 75 90 75
	90 75	150 75	MXM_PCIE_D2R_N<11>	MXM C8641 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<4>	90 75 90 75
C	90 75	150 75	MXM_PCIE_D2R_P<10>	MXM C8642 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<5>	90 75 90 75
	90 75	150 75	MXM_PCIE_D2R_N<10>	MXM C8643 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<5>	90 75 90 75
	90 75	150 75	MXM_PCIE_D2R_P<9>	MXM C8644 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<6>	90 75 90 75
	90 75	150 75	MXM_PCIE_D2R_N<9>	MXM C8645 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<6>	90 75 90 75
	90 75	150 75	MXM_PCIE_D2R_P<8>	MXM C8646 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<7>	90 75 90 75
	90 75	150 75	MXM_PCIE_D2R_N<8>	MXM C8647 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<7>	90 75 90 75
	90 75	150 75	MXM_PCIE_D2R_P<7>	MXM C8648 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<8>	90 75 90 75
	90 75	150 75	MXM_PCIE_D2R_N<7>	MXM C8649 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<8>	90 75 90 75
	90 75	150 75	MXM_PCIE_D2R_P<6>	MXM C8650 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<9>	90 75 90 75
	90 75	150 75	MXM_PCIE_D2R_N<6>	MXM C8651 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<9>	90 75 90 75
B	90 75	150 75	MXM_PCIE_D2R_P<5>	MXM C8652 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<10>	90 75 90 75
	90 75	150 75	MXM_PCIE_D2R_N<5>	MXM C8653 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<10>	90 75 90 75
	90 75	150 75	MXM_PCIE_D2R_P<4>	MXM C8654 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<11>	90 75 90 75
	90 75	150 75	MXM_PCIE_D2R_N<4>	MXM C8655 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<11>	90 75 90 75
	90 75	150 75	MXM_PCIE_D2R_P<3>	MXM C8656 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<12>	90 75 90 75
	90 75	150 75	MXM_PCIE_D2R_N<3>	MXM C8657 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<12>	90 75 90 75
	90 75	150 75	MXM_PCIE_D2R_P<2>	MXM C8658 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<13>	90 75 90 75
	90 75	150 75	MXM_PCIE_D2R_N<2>	MXM C8659 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<13>	90 75 90 75
	90 75	150 75	MXM_PCIE_D2R_P<1>	MXM C8662 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<14>	90 75 90 75
	90 75	150 75	MXM_PCIE_D2R_N<1>	MXM C8663 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<14>	90 75 90 75
A	90 75	150 75	MXM_PCIE_D2R_P<0>	MXM C8660 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<15>	90 75 90 75
	90 75	150 75	MXM_PCIE_D2R_N<0>	MXM C8661 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<15>	90 75 90 75

SYNC MASTER=K62

SYNC DATE=01/06/2011

PAGE TITLE

MXM PCIE CAPS

 Apple Inc.

DRAWING NUMBER

051-8115

SIZE

D

REVISION

11.1.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

BRANCH

PAGE

86 OF 110

SHEET

77 OF 98

## Page Notes

Power aliases required by this page:

Signal aliases required by this page:  
(NONE)

BOM options provided by this page:  
(NONE)

## MXM ALIAS

75	<b>MXM DP A ML P&lt;0...3&gt;</b>	==	DP EXTA ML C P<0...3>		84 93
			MAKE_BASE=TRUE	NO_TEST=TRUE	
76	<b>MXM DP A ML N&lt;0...3&gt;</b>	==	DP EXTA ML C N<0...3>		84 93
			MAKE_BASE=TRUE	NO_TEST=TRUE	
77	<b>MXM DP A AUX P</b>	==	DP EXTA AUXCH C P		78 84 93
			MAKE_BASE=TRUE	NO_TEST=TRUE	
78	<b>MXM DP A AUX N</b>	==	DP EXTA AUXCH C N		78 84 93
			MAKE_BASE=TRUE	NO_TEST=TRUE	
79	<b>MXM DP A HPD</b>	==	DP EXTA HPD		84
			MAKE_BASE=TRUE	NO_TEST=TRUE	

## T29 CONN POWER CONTROL ALIAS

```

95 84  PP3V3 SW DPAPWR  ==  =PP3V3 SW DPAPWR  6
97 36 33 19  PCIE WAKE L  ==  =T29 WAKE L  8

```

## T29 MXM DP ALIAS

93	75	<u>MXM DP D ML P&lt;0...3&gt;</u>	==	DP T29SNK0 ML C P<0...3>	==	MAKE_BASE=TRUE	NO_TEST=TRUE	86
93	75	<u>MXM DP D ML N&lt;0...3&gt;</u>	==	DP T29SNK0 ML C N<0...3>	==	MAKE_BASE=TRUE	NO_TEST=TRUE	86
93	75	<u>MXM DP D AUX P</u>	==	DP T29SNK0 AUXCH C P	==	MAKE_BASE=TRUE	NO_TEST=TRUE	86
93	75	<u>MXM DP D AUX N</u>	==	DP T29SNK0 AUXCH C N	==	MAKE_BASE=TRUE	NO_TEST=TRUE	86
75		<u>MXM DP D HPD</u>	==	DP T29SNK0 HPD	==	MAKE_BASE=TRUE	NO_TEST=TRUE	86
93	75	<u>MXM DP B ML P&lt;0...3&gt;</u>	==	DP T29SNK1 ML C P<0...3>	==	MAKE_BASE=TRUE	NO_TEST=TRUE	86
93	75	<u>MXM DP B ML N&lt;0...3&gt;</u>	==	DP T29SNK1 ML C N<0...3>	==	MAKE_BASE=TRUE	NO_TEST=TRUE	86
93	75	<u>MXM DP B AUX P</u>	==	DP T29SNK1 AUXCH C P	==	MAKE_BASE=TRUE	NO_TEST=TRUE	86
93	75	<u>MXM DP B AUX N</u>	==	DP T29SNK1 AUXCH C N	==	MAKE_BASE=TRUE	NO_TEST=TRUE	86
75		<u>MXM DP B HPD</u>	==	DP T29SNK1 HPD	==	MAKE_BASE=TRUE	NO_TEST=TRUE	86

## Unused MXM Interfaces

93	76	<u>MMX LVDS A CLK N</u>	==	NC MMX LVDS A CLK N	
				MAKE_BASE=TRUE	NO_TEST=TRUE
93	76	<u>MMX LVDS A CLK P</u>	==	NC MMX LVDS A CLK P	
				MAKE_BASE=TRUE	NO_TEST=TRUE
93	76	<u>MMX LVDS A DATA N&lt;3..0&gt;</u>	==	NC MMX LVDS A DATA N<3..0>	
				MAKE_BASE=TRUE	NO_TEST=TRUE
93	76	<u>MMX LVDS A DATA P&lt;3..0&gt;</u>	==	NC MMX LVDS A DATA P<3..0>	
				MAKE_BASE=TRUE	NO_TEST=TRUE
93	76	<u>MMX LVDS B CLK N</u>	==	NC MMX LVDS B CLK N	
				MAKE_BASE=TRUE	NO_TEST=TRUE
93	76	<u>MMX LVDS B CLK P</u>	==	NC MMX LVDS B CLK P	
				MAKE_BASE=TRUE	NO_TEST=TRUE
93	76	<u>MMX LVDS B DATA N&lt;3..0&gt;</u>	==	NC MMX LVDS B DATA N<3..0>	
				MAKE_BASE=TRUE	NO_TEST=TRUE
93	76	<u>MMX LVDS B DATA P&lt;3..0&gt;</u>	==	NC MMX LVDS B DATA P<3..0>	
				MAKE_BASE=TRUE	NO_TEST=TRUE

## Unused T29 Interfaces


96	<u>T29 D2R N&lt;2..3&gt;</u>	==	NC T29 D2R N<2..3>			
			MAKE_BASE=TRUE	NO_TEST=TRUE		
96	<u>T29 D2R P&lt;2..3&gt;</u>	==	NC T29 D2R P<2..3>			
			MAKE_BASE=TRUE	NO_TEST=TRUE		
96	<u>T29 R2D C N&lt;2..3&gt;</u>	==	NC T29 R2D C N<2..3>			
			MAKE_BASE=TRUE	NO_TEST=TRUE		
96	<u>T29 R2D C P&lt;2..3&gt;</u>	==	NC T29 R2D C P<2..3>			
			MAKE_BASE=TRUE	NO_TEST=TRUE		
	<u>T29 LSEO&lt;3&gt;</u>		T29 LSEO LSEO3		==	T29 LSEO<3>
			MAKE_BASE=TRUE	NO_TEST=TRUE		
96	<u>T29 LSEO&lt;2&gt;</u>		T29 LSEO LSEO2		==	T29 LSEO<2>
			MAKE_BASE=TRUE	NO_TEST=TRUE		

## UNUSED MXM CONTROL SIGNALS

76	<u>MXM_PNL_BL_EN</u>	<u>—</u>	<u>NC MXM_PNL_BL_EN</u>	
		<u>—</u>	MAKE_BASE=TRUE	NO_TEST=TRUE
76	<u>MXM_PNL_PWR_EN</u>	<u>—</u>	<u>NC MXM_PNL_PWR_EN</u>	
		<u>—</u>	MAKE_BASE=TRUE	NO_TEST=TRUE

## DDC/AUX ALIAS

93	84	78	<u>DP_EXTA_AUXCH C P</u>	<u>==</u>	<u>DP_EXTA_DDC_CLK</u>	84
			MAKE_BASE=TRUE			
93	84	78	<u>DP_EXTA_AUXCH C N</u>	<u>==</u>	<u>DP_EXTA_DDC_DATA</u>	84
			MAKE_BASE=TRUE			

SYNC MASTER=K60 AARON		SYNC DATE=07/18/2010	
PAGE TITLE			
DP ALIAS AND CONTROL			
	Apple Inc.		DRAWING NUMBER 051-8115
			SIZE D
			REVISION 11.1.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		87 OF 110	
		SHEET	
		78 OF 98	



GreenCLK Implementation Notes:


VBAT: Alias as appropriate (see note below & Desktop Example)  
+V3.3A: Alias as appropriate (see note below)  
VDD\_25M: 3.3V matching 'highest' VDDIO power state (ENET)


VDDIO\_25M\_A: SB power rail for XTAL circuit.  
VDDIO\_25M\_B: Ethernet power rail for XTAL circuit.  
VDDIO\_25M\_C: T29 power rail for XTAL circuit.


NOTE: VDD\_25M must be powered if any VDDIO\_25M\_x is powered.

For Cougar Point Desktop: VDDIO = VCCVRM (1.8V), Vclk = 1.1V Max, Divider: 604 / 1000  
For Cougar Point Mobile: VDDIO = VCCVRM (1.5V), Vclk = 1.1V Max, Divider: 332 / 1000  
For Caesar-IV (BCM57765): VDDIO = XTALVDDH (3.3V), Vclk = 3.3V Max. No Divider Necessary

System RTC Power Source & 32kHz / 25MHz Clock Generator



SYNC MASTER=K62		SYNC DATE=01/06/2011	
PAGE TITLE			
GREEN CLOCK			
 Apple Inc.	DRAWING NUMBER	051-8115	SIZE D
	REVISION	11.1.0	
	BRANCH		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
	PAGE	88 OF 110	
	SHEET	79 OF 98	



Page Notes

Power aliases required by this page:

- =PP3V3\_T29\_P3V3T29FET (3.3V FET Input)
- =PP3V3\_T29\_FET (3.3V FET Output)
- =PP3V3\_S0\_T29PWRCTL
- =PP1V05\_T29\_P1V05T29FET (1.05V FET Input)
- =PP1V05\_T29\_FET (1.05V FET Output)


Signal aliases required by this page:


- =T29\_CLKREQ# L
- T29\_RESET\_L

BOM options provided by this page:

(NONE)

Part	TPS22924C
Type	Load Switch
R(on)	18 mOhm Typ
	50 mOhm Max
Max Output: 2A	

SYNC MASTER=K62		SYNC DATE=01/06/2013	
PAGE TITLE			
T29 POWER			
	DRAWING NUMBER		SIZE
	051-8115		D
	REVISION		
Apple Inc.		11.1.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
BRANCH		PAGE	
		89 OF 110	
SHEET		80 OF 98	



Page Notes

Power aliases required by this page:

- =PP12V\_S0\_LCD
- =PP3V3\_S0\_VIDEO

Signal aliases required by this page:

(NONE)

BOM options provided by this page:


IG, MXM, MLB\_PNL\_PWR, LCD\_PNL\_PWR

## INTERNAL DP INTERFACE

## INTERNAL DP POWER


## BACKLIGHT CONTROL SUPPORT


guarantee backlight is  
only on when Panel has valid video

SYNC MASTER=K62		SYNC DATE=01/06/2011	
PAGE TITLE			
Display: Int DP Connector		DRAWING NUMBER	
 Apple Inc.		051-8115	D
		REVISION	11.1.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	90 OF 110
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	81 OF 98
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

# 3V3 (DP) / 2V9 (T29) PORTA SUPPLY


# 12V T29 PORTA SUPPLY




SYNC MASTER=K62		SYNC DATE=11/14/2010	
PAGE TITLE			
2V9/3V3/12V POWER SWITCH			
	Apple Inc.	DRAWING NUMBER	051-8115
		SIZE	D
		REVISION	11.1.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		91 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		82 OF 98	
IV ALL RIGHTS RESERVED			








DisplayPort/T29 A Connector




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
117S0006	2	RES,1K,5%,0201	R9494,R9495	T29
117S0002	2	RES,0R,5%,0201	R9494,R9495	NO_T29
132S0165	2	CAP,330PF,10%,16V,0201	C9494,C9495	T29
152S1300	2	IND,650NH,5%,0.052OHM,0603	L9498,L9499	T29
113S0022	2	RES,0R,5%,0603	L9498,L9499	NO_T29

T29 BIAS RC



DP BIAS CAPS



SYNC MASTER=(MASTER)

SYNC DATE=(MASTER)

DisplayPort/T29 A Connector

Apple Inc.

DRAWING NUMBER  
051-8115

REVISION  
11.1.0

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

PAGE  
94 OF 110

SHEET  
85 OF 98






D

C

B

A




D

C

B

A

Current numbers from Vendor slide (<REDACTED> power measure 1.ppt), emailed 6/21/2010, TDP @ 90C.

SYNC MASTER=K62		SYNC DATE=01/06/2011	
PAGE TITLE			
T29 Host (2 of 2)			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-8115		D
	REVISION		
		11.1.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	
		98 OF 110	
		SHEET	
		87 OF 98	

8

7

6

5

4

3

2

1

www.Teknisi-Indonesia.com

SYNC MASTER=K62

SYNC DATE=01/06/2011

K60/K62 RULE DEFINITIONS

 Apple Inc.

DRAWING NUMBER  
051-8115  
REVISION  
11.1.0  
BRANCH

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

PAGE  
100 OF 110  
SHEET  
88 OF 98



## Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
MEM_42S	*	=42_OHM_SE	=42_OHM_SE	=42_OHM_SE	=42_OHM_SE	=STANDARD	=STANDARD
MEM_39S	*	=39_OHM_SE	=39_OHM_SE	=39_OHM_SE	=39_OHM_SE	=STANDARD	=STANDARD
MEM_34S	*	=34_OHM_SE	=34_OHM_SE	=34_OHM_SE	=34_OHM_SE	=STANDARD	=STANDARD
MEM_68D	*	=68_OHM_DIFF	=68_OHM_DIFF	=68_OHM_DIFF	=68_OHM_DIFF	=68_OHM_DIFF	=68_OHM_DIFF
MEM_42S_D	*	=42_OHM_SE	=42_OHM_SE	=42_OHM_SE	=42_OHM_SE	0.1016 MM	0.1016 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=2.5:1_SPACING	?
MEM_CTRL2MEM	*	=3:1_SPACING	?
MEM_CMD2CMD	*	=2:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DQ_SAMEBYTE	*	=3:1_SPACING	?
MEM_DQ_DIFFBYTE	*	=5:1_SPACING	?
MEM_DATA2MEM	*	=4:1_SPACING	?
MEM_DQS2MEM	*	=4:1_SPACING	?
MEM_2OTHER	*	=5:1_SPACING	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	*	*	MEM_2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	*	*	MEM_2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	*	*	MEM_2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM
MEM_DQS	MEM_DQ_BYTE0	*	MEM_DQS2MEM
MEM_DQS	MEM_DQ_BYTE1	*	MEM_DQS2MEM
MEM_DQS	MEM_DQ_BYTE2	*	MEM_DQS2MEM
MEM_DQS	MEM_DQ_BYTE3	*	MEM_DQS2MEM
MEM_DQS	MEM_DQ_BYTE4	*	MEM_DQS2MEM
MEM_DQS	MEM_DQ_BYTE5	*	MEM_DQS2MEM
MEM_DQS	MEM_DQ_BYTE6	*	MEM_DQS2MEM
MEM_DQS	MEM_DQ_BYTE7	*	MEM_DQS2MEM
MEM_DQS	*	*	MEM_2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQ_BYTE5	MEM_CTRL	*	MEM_DATA2MEM
MEM_DQ_BYTE5	MEM_CMD	*	MEM_DATA2MEM
MEM_DQ_BYTE5	MEM_DQ_BYTE5	*	MEM_DQ_SAMEBYTE
MEM_DQ_BYTE5	MEM_DQ_BYTE6	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE5	MEM_DQ_BYTE7	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE5	*	*	MEM_ZOTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQ_BYTE6	MEM_CTRL	*	MEM_DATA2MEM
MEM_DQ_BYTE6	MEM_CMD	*	MEM_DATA2MEM
MEM_DQ_BYTE6	MEM_DQ_BYTE6	*	MEM_DQ_SAMEBYTE
MEM_DQ_BYTE6	MEM_DQ_BYTE7	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE6	*	*	MEM_ZOTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQ_BYTE7	MEM_CTRL	*	MEM_DATA2MEM
MEM_DQ_BYTE7	MEM_CMD	*	MEM_DATA2MEM
MEM_DQ_BYTE7	MEM_DQ_BYTE7	*	MEM_DQ_SAMEBYTE
MEM_DQ_BYTE7	*	*	MEM_2OTHER

## Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQ_BYTE0	MEM_CTRL	*	MEM_DATA2MEM
MEM_DQ_BYTE0	MEM_CMD	*	MEM_DATA2MEM
MEM_DQ_BYTE0	MEM_DQ_BYTE0	*	MEM_DQ_SAMEBYTE
MEM_DQ_BYTE0	MEM_DQ_BYTE1	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE0	MEM_DQ_BYTE2	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE0	MEM_DQ_BYTE3	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE0	MEM_DQ_BYTE4	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE0	MEM_DQ_BYTE5	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE0	MEM_DQ_BYTE6	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE0	MEM_DQ_BYTE7	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE0	*	*	MEM_2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQ_BYTE1	MEM_CTRL	*	MEM_DATA2MEM
MEM_DQ_BYTE1	MEM_CMD	*	MEM_DATA2MEM
MEM_DQ_BYTE1	MEM_DQ_BYTE1	*	MEM_DQ_SAMEBYTE
MEM_DQ_BYTE1	MEM_DQ_BYTE2	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE1	MEM_DQ_BYTE3	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE1	MEM_DQ_BYTE4	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE1	MEM_DQ_BYTE5	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE1	MEM_DQ_BYTE6	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE1	MEM_DQ_BYTE7	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE1	*	*	MEM_ZOTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQ_BYTE2	MEM_CTRL	*	MEM_DATA2MEM
MEM_DQ_BYTE2	MEM_CMD	*	MEM_DATA2MEM
MEM_DQ_BYTE2	MEM_DQ_BYTE2	*	MEM_DQ_SAMEBYTE
MEM_DQ_BYTE2	MEM_DQ_BYTE3	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE2	MEM_DQ_BYTE4	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE2	MEM_DQ_BYTE5	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE2	MEM_DQ_BYTE6	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE2	MEM_DQ_BYTE7	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE2	*	*	MEM_ZOTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQ_BYTE3	MEM_CTRL	*	MEM_DATA2MEM
MEM_DQ_BYTE3	MEM_CMD	*	MEM_DATA2MEM
MEM_DQ_BYTE3	MEM_DQ_BYTE3	*	MEM_DQ_SAMEBYTE
MEM_DQ_BYTE3	MEM_DQ_BYTE4	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE3	MEM_DQ_BYTE5	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE3	MEM_DQ_BYTE6	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE3	MEM_DQ_BYTE7	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE3	*	*	MEM_ZOTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQ_BYTE4	MEM_CTRL	*	MEM_DATA2MEM
MEM_DQ_BYTE4	MEM_CMD	*	MEM_DATA2MEM
MEM_DQ_BYTE4	MEM_DQ_BYTE4	*	MEM_DQ_SAMEBYTE
MEM_DQ_BYTE4	MEM_DQ_BYTE5	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE4	MEM_DQ_BYTE6	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE4	MEM_DQ_BYTE7	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE4	*	*	MEM_ZOTHER

## Memory Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		PHYSICAL	SPACING		
		MEM_68T	MEM_CLK	MEM A CLK P<3..0>	12 32
		MEM_68D	MEM_CLK	MEM A CLK N<3..0>	12 32
		MEM_39R	MEM_CTRL	MEM A CKR<3..0>	12 30
		MEM_39S	MEM_CTRL	MEM A CS L<3..0>	12 30
		MEM_39S	MEM_CTRL	MEM A ODT<3..0>	12
		MEM_34S	MEM_CMD	MEM A A<15..0>	12 30
		MEM_34S	MEM_CMD	MEM A BA<2..0>	12 30
		MEM_34S	MEM_CMD	MEM A RAS L	12 30
		MEM_34S	MEM_CMD	MEM A CAS L	12 30
		MEM_34S	MEM_CMD	MEM A WE L	12 30
		MEM_42R	MEM_DQ_BVTE0	MEM A DQ<7..0>	12 32
		MEM_42R	MEM_DQ_BVTE1	MEM A DQ<15..8>	12 32
		MEM_42R	MEM_DQ_BVTE2	MEM A DQ<23..16>	12 32
		MEM_42R	MEM_DQ_BVTE3	MEM A DQ<31..24>	12 32
		MEM_42R	MEM_DQ_BVTE4	MEM A DQ<39..32>	12 32
		MEM_42R	MEM_DQ_BVTE5	MEM A DQ<47..40>	12 32
		MEM_42R	MEM_DQ_BVTE6	MEM A DQ<55..48>	12 32
		MEM_42R	MEM_DQ_BVTE7	MEM A DQ<63..56>	12 32
		MEM_42R_D	MEM_DQS	MEM A DQS P<0>	12
		MEM_42R_D	MEM_DQS	MEM A DQS N<0>	12
		MEM_42R_D	MEM_DQS	MEM A DQS P<1>	12
		MEM_42R_D	MEM_DQS	MEM A DQS N<1>	12
		MEM_42R_D	MEM_DQS	MEM A DQS P<2>	12
		MEM_42R_D	MEM_DQS	MEM A DQS N<2>	12
		MEM_42R_D	MEM_DQS	MEM A DQS P<3>	12
		MEM_42R_D	MEM_DQS	MEM A DQS N<3>	12
		MEM_42R_D	MEM_DQS	MEM A DQS P<4>	12
		MEM_42R_D	MEM_DQS	MEM A DQS N<4>	12
		MEM_42R_D	MEM_DQS	MEM A DQS P<5>	12
		MEM_42R_D	MEM_DQS	MEM A DQS N<5>	12
		MEM_42R_D	MEM_DQS	MEM A DQS P<6>	12
		MEM_42R_D	MEM_DQS	MEM A DQS N<6>	12
		MEM_42R_D	MEM_DQS	MEM A DQS P<7>	12
		MEM_42R_D	MEM_DQS	MEM A DQS N<7>	12
MEM		MEM_50R	MEM	MEM RESET L	10 1

## MEMORY MISC PROPERTIES


		NET_TYPE		
	VOLTAGE	PHYSICAL	SPACING	VOLTAGE
		MEM_POWER_PHY	MEM_POWER	CPU_DIMM_VREF_A
		MEM_POWER_PHY	MEM_POWER	CPU_DIMM_VREF_B
		MEM_POWER_PHY	MEM_POWER	CPU_DDR_VREF
		MEM_POWER_PHY	MEM_POWER	VREFMARGIN_DIMMA_DACOUT
		MEM_POWER_PHY	MEM_POWER	VREFMARGIN_DIMMA_OPFB
		MEM_POWER_PHY	MEM_POWER	VREFMARGIN_DIMMA_DO
		MEM_POWER_PHY	MEM_POWER	CPU_DIMM_VREF_A_SW
		MEM_POWER_PHY	MEM_POWER	VREFMARGIN_DIMMB_DACOUT
		MEM_POWER_PHY	MEM_POWER	VREFMARGIN_DIMMB_OPFB
		MEM_POWER_PHY	MEM_POWER	VREFMARGIN_DIMMB_DO
		MEM_POWER_PHY	MEM_POWER	CPU_DIMM_VREF_B_SW

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_POWER_WIDTH	*	Y	0.500 MM	0.250 MM	=STANDARD	=STANDARD	=STANDARD

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
MEM_POWER_PHY	*	MEM_POWER_WIDTH

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_POWER	*	=3:1_SPACING	?

ELECTRICAL CONSTRAINT_SET		NET_TYPE			
		PHYSICAL	SPACING		
00		MEM 68D	MEM CT#	MEM B CLK P<3..0>	12 32
		MEM 68D	MEM CT#	MEM B CLK N<3..0>	12 32
000		MEM 39S	MEM CT#1	MEM B CKE<3..0>	12 31
000		MEM 39S	MEM CT#1	MEM B CS L<3..0>	12 31
000		MEM 39S	MEM CT#1	MEM B ODT<3..0>	12
0000		MEM 34S	MEM C#0	MEM B A<15..0>	12 31
0000		MEM 34S	MEM C#0	MEM B BA<2..0>	12 31
0000		MEM 34S	MEM C#0	MEM B RAS L	12 31
0000		MEM 34S	MEM C#0	MEM B CAS L	12 31
0000		MEM 34S	MEM C#0	MEM B WR L	12 31
00000		MEM 42S	MEM DQ BVTE0	MEM B DQ<7..0>	12 32
00000		MEM 42S	MEM DQ BVTE1	MEM B DQ<15..8>	12 32
00000		MEM 42S	MEM DQ BVTE2	MEM B DQ<23..16>	12 32
000000		MEM 42S	MEM DQ BVTE3	MEM B DQ<31..24>	12 32
000000		MEM 42S	MEM DQ BVTE4	MEM B DQ<39..32>	12 32
000000		MEM 42S	MEM DQ BVTE5	MEM B DQ<47..40>	12 32
000000		MEM 42S	MEM DQ BVTE6	MEM B DQ<55..48>	12 32
000000		MEM 42S	MEM DQ BVTE7	MEM B DQ<63..56>	12 32
0000000		MEM 42S_D	MEM DQS	MEM B DQS P<0>	12 32
0000000		MEM 42S_D	MEM DQS	MEM B DQS N<0>	12 32
0000000		MEM 42S_D	MEM DQS	MEM B DQS P<1>	12 32
0000000		MEM 42S_D	MEM DQS	MEM B DQS N<1>	12 32
0000000		MEM 42S_D	MEM DQS	MEM B DQS P<2>	12 32
0000000		MEM 42S_D	MEM DQS	MEM B DQS N<2>	12 32
0000000		MEM 42S_D	MEM DQS	MEM B DQS P<3>	12 32
0000000		MEM 42S_D	MEM DQS	MEM B DQS N<3>	12 32
0000000		MEM 42S_D	MEM DQS	MEM B DQS P<4>	12 32
0000000		MEM 42S_D	MEM DQS	MEM B DQS N<4>	12 32
0000000		MEM 42S_D	MEM DQS	MEM B DQS P<5>	12 32
0000000		MEM 42S_D	MEM DQS	MEM B DQS N<5>	12 32
0000000		MEM 42S_D	MEM DQS	MEM B DQS P<6>	12 32
0000000		MEM 42S_D	MEM DQS	MEM B DQS N<6>	12 32
0000000		MEM 42S_D	MEM DQS	MEM B DQS P<7>	12 32
0000000		MEM 42S_D	MEM DQS	MEM B DQS N<7>	12 32

SYNCH MASTER=K60 ROSITA		SYNCH DATE=01/06/2011	
PAGE TITLE			
Memory Constraints			
 Apple Inc.	DRAWING NUMBER	051-8115	
	SIZE	D	
	REVISION	11.1.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 101 OF 110  SHEET 89 OF 98	



## PCH CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_PCH_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_PCH	*	=4:1_SPACING	?
COMP_PCH	*	0.2 MM	?
ITP_PCH	*	0.2 MM	?

## PCI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI	*	=STANDARD	?
CLK_PCI	*	0.2 MM	?

## LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	0.15 MM	?
CLK_LPC	*	0.2 MM	?

## SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	= 2x_DIELECTRIC	?

## HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?

## SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	0.2 MM	?

## XTAL Constraints

[illegible]


SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
XTAL	*	=4X_DIELECTRIC	?

PHYSICAL		NET_TYPE SPACING	
PM	PM	T29 CLKREQ L	15 21 80
PM	PM	FW MINI CLKREQ L	15 18
PM	PM	BLC GPIO	6 15 21
PM	PM	T29 SW RESET L	15 21 80
PM	PM	ENET CLKREQ L	15 18 36
PM	PM	DP GPU T29 SEL	18 61 83
PM	PM	T29 MCU INT L	20 84
PM	PM	T29 DP PORTA PWR EN	20 25 82 97
PM	PM	T29 DP PORTB PWR EN	20 25
PM	PM	DP AUXCH ISOL	15 18 25 84
PM	PM	PLT RST BUF L	25 27
PM	PM	XDPCPU PLTRST L	
PM	PM	PCH_PEG_CLKREQ_L	21
PM	PM	ENET_SW_RESET_L	15 21 36
PM	PM	CPU_SKT0CC	43
PM	PM	PM_EN_USB_PWR	43 63

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
	PCI_55S	PCI	PCI REQ0 L	20
	PCI_55S	PCI	PCI REQ1 L	20
	PCI_55S	PCI	PCI REQ2 L	20
	PCI_55S	PCI	PCI REQ3 L	20
	CLK_PCI_55S	CLK_PCI	PCH CLK33M PCIOUT	20 27
	CLK_PCI_55S	CLK_PCI	PCH_CLK33M PCIIN	18 27
	LPC_55S	LPC	LPC AD<3..0>	18 46 48
	LPC_55S	LPC	LPC FRAME L	18 46 48
	CLK_LPC_55S	CLK_LPC	LPC CLK33M SMC R	20 27
	CLK_LPC_55S	CLK_LPC	LPC CLK33M SMC	27 46
	CLK_LPC_55S	PM	LPC CLK33M LPCPLUS	27 48
	CLK_LPC_55S	PM	PM CLK32K SUSCLK R	9 19 97
	CLK_LPC_55S	PM	PM CLK32K SUSCLK	9 46 97
	CLK_LPC_55S	CLK_LPC	LPC CLK33M LPCPLUS R	20 27
	LPC_55S	LPC	LPC R AD<3..0>	18
	LPC_55S	LPC	LPC FRAME R L	18
	SPI_55S	SPI	SPI CLK 1 R	18
	SPI_55S	SPI	SPI MOSI 1 R	18
	CLK_XTAL	XTAL	USB HUB2 XTAL1	35
	CLK_XTAL	XTAL	USB HUB2 XTAL2	35
	CLK_XTAL	XTAL	PCH CLK32K RTCX1 R	27
	CLK_XTAL	XTAL	PCH CLK32K RTCX2 R	27
	CLK_XTAL	XTAL	PCH CLK32K RTCX1	18 27 97
	CLK_XTAL	XTAL	PCH CLK32K RTCX2	18 27 97
	CLK_XTAL	XTAL	PCH CLK32K RTCX1	18 27 97
	CLK_XTAL	XTAL	PCH CLK32K RTCX2	18 27 97
	CLK_XTAL	XTAL	CK505 XTAL IN	26
	CLK_XTAL	XTAL	CK505 XTAL OUT	26
	CLK_XTAL	XTAL	CK505 XTAL OUT R	26
	CLK_PCH_55S	CLK_PCH	PCH_CLK14P3M REFCLK	18 26

PHYSICAL		NET_TYPE	SPACING
ENET	PM	ENET RESET LOGIC L	36
FET	PM	ENET RESET FET L	
CLK	PM	ENET CLKREQ FET L	36 37
PGOOD	PM	PGOOD 5V 1V05 3V3	64 97
CPU	PM	PGOOD CPU UNCORE	64 97
ALL	PM	ALL SYS PMRGRD	64 97
3V3	PM	PGOOD 3V3 1V05	64 97
PCH	PM	PGOOD PCH S0 R	64 97
IPHS	PM	AUD IPHS SWITCH EN PCH	21 26

Electrical_Constraint_Set	Net_Type		Signal	Pin
	Physical	Spacing		
	SPT_55S	SPT	SPI_CLK_R	18 48 55
	SPT_55S	SPT	SPI_CLK	55
	SPT_55S	SPT	SPI_MOSI_R	18 48 55
	SPT_55S	SPT	SPI_MOSI	55
	SPT_55S	SPT	SPI_MISO	18 48 55
	SPT_55S	SPT	SPI_MISO_R	55
	SPT_55S	SPT	SPI_CS0_R_L	18 48
	SPT_55S	SPT	SPI_CS0_L	48
	SPT_55S	SPT	SPI_MLB_CS_L	48 55
	SPT_55S	SPT	SPI_ALT_CS_L	48
	SPT_55S	SPT	SPIROM_USE_MLB	21 48
	SPT_55S	SPT	SPI_ALT_MOSI	48
	SPT_55S	SPT	SPI_ALT_MISO	48
	SPT_55S	SPT	SPI_ALT_CLK	48
	HDA_55S	HDA	HDA_BIT_CLK	18 56
	HDA_55S	HDA	HDA_BIT_CLK_R	18
	HDA_55S	HDA	HDA_RST_L	18 56
	HDA_55S	HDA	HDA_RST_R_L	18
	HDA_55S	HDA	HDA_SDOUT	15 18 56
	HDA_55S	HDA	HDA_SDOUT_R	18
	HDA_55S	HDA	HDA_SYNC	18 56
	HDA_55S	HDA	HDA_SYNC_R	18
	HDA_55S	HDA	HDA_SDIO	18 56
	HDA_55S	HDA	AUD_SDI_R	56
		EN	AUD_SPDIF_IN	60 83 97
		HDA	AUD_SPDIF_OUT	56 60
		HDA	AUD_SPDIF_CHIP	56
	HDA_55S	HDA	AUD_SPKR_OUTLO1L_NOUT	98
	HDA_55S	HDA	AUD_SPKR_OUTLO1L_POUT	98
	HDA_55S	HDA	AUD_SPKR_OUTLO1R_NOUT	98
	HDA_55S	HDA	AUD_SPKR_OUTLO1R_POUT	98
	HDA_55S	HDA	AUD_SPKR_OUTLO2L_NOUT	98
	HDA_55S	HDA	AUD_SPKR_OUTLO2L_POUT	98
	HDA_55S	HDA	AUD_SPKR_OUTLO2R_NOUT	98
	HDA_55S	HDA	AUD_SPKR_OUTLO2R_POUT	98
	CLK_XTAL	XTAL	PCH_CLK25M_XTALOUT_R	27
	CLK_XTAL	XTAL	PCH_CLK25M_XTALIN_R	27
	CLK_XTAL	XTAL	PCH_CLK25M_XTALOUT	18 27
	CLK_XTAL	XTAL	PCH_CLK25M_XTALIN	18 27 79
	PCH_55S	COMP_PCH	PCH_USB_RBIAS	20
	PCH_55S	COMP_PCH	PCH_SATA3COMP	18
	PCH_55S	COMP_PCH	PCH_XCLK_RCOMP	18
	PCH_55S	COMP_PCH	PCH_DMI_COMP	19
	PCH_55S	COMP_PCH	PCH_SATA1COMP	18
	CLK_XTAL	XTAL	USB_HUB1_XTAL1	34
	CLK_XTAL	XTAL	USB_HUB1_XTAL2	34
	PCH_55S	COMP_PCH	USB_HUB1_RBIAS	34
	PCH_55S	ITP_PCH	XDP_PCH_TCK	18 26
	PCH_55S	ITP_PCH	XDP_PCH_TMS	18 26
	PCH_55S	ITP_PCH	XDP_PCH_TDI	18 26
	PCH_55S	ITP_PCH	XDP_PCH_TDO	18 26
	PCH_55S	COMP_PCH	PCH_DMI2RBIAS	19
	PCH_55S	COMP_PCH	PCH_SATA3RBIAS	18
	PCH_55S	COMP_PCH	USB_HUB2_RBIAS	35

SYNCH MASTER=K62		SYNCH DATE=01/06/2011	
PAGE TITLE		PAGE TOTAL	
IBEX PEAK CONSTRAINTS			
 Apple Inc.		DRAWING NUMBER 051-8115	
		SIZE D	
		REVISION 11.1.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		103 OF 110	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		91 OF 98	



## GRAPHICS CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	0.08MM	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	= 3:1_SPACING	?

USE 5X\_DIELECTRIC IN K62

PAIRS SHOULD BE WITHIN 100 MILS OF CLOCK LENGTH.  
DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps.  
DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals.  
Max length of LVDS/DisplayPort/TMDS traces: 12 inches.

ELECTRICAL\_CONSTRAINT\_SET  
ASSIGNED IN CONT. MGR.      NET\_TYPE

	PHYSICAL	SPACING		
DP_85D	DISPLAYPORT	DP_INTCNN ML C P<3...0>	83	
DP_85D	DISPLAYPORT	DP_INTCNN ML C N<3...0>	83	
DP_85D	DISPLAYPORT	DP_INTCNN AUXCH C P	83	
DP_85D	DISPLAYPORT	DP_INTCNN AUXCH C N	83	
DP_85D	DISPLAYPORT	DP_INTPNL ML P<3...0>	81	83
DP_85D	DISPLAYPORT	DP_INTPNL ML N<3...0>	81	83
DP_85D	DISPLAYPORT	DP_INTPNL AUX P	81	83
DP_85D	DISPLAYPORT	DP_INTPNL AUX N	81	83
DP_85D	DISPLAYPORT	DP_EXTA ML P<3...0>	84	
DP_85D	DISPLAYPORT	DP_EXTA ML N<3...0>	84	
DP_85D	DISPLAYPORT	DP_EXTA AUXCH P	84	
DP_85D	DISPLAYPORT	DP_EXTA AUXCH N	84	
DP_85D	DISPLAYPORT	DP_EXTA ML C P<3...0>	78	84
DP_85D	DISPLAYPORT	DP_EXTA ML C N<3...0>	78	84
DP_85D	DISPLAYPORT	DP_EXTA AUXCH C P	78	84
DP_85D	DISPLAYPORT	DP_EXTA AUXCH C N	78	84
DP_85D	DISPLAYPORT	DP_EXTB ML P<3...0>		
DP_85D	DISPLAYPORT	DP_EXTB ML N<3...0>		
DP_85D	DISPLAYPORT	DP_EXTB AUXCH P		
DP_85D	DISPLAYPORT	DP_EXTB AUXCH N		
DP_85D	DISPLAYPORT	DP_EXTB ML C P<3...0>		
DP_85D	DISPLAYPORT	DP_EXTB ML C N<3...0>		
DP_85D	DISPLAYPORT	DP_EXTB AUXCH C P		
DP_85D	DISPLAYPORT	DP_EXTB AUXCH C N		
DP_85D	DISPLAYPORT	MXM DP B ML P<3...0>	75	78
DP_85D	DISPLAYPORT	MXM DP B ML N<3...0>	75	78
DP_85D	DISPLAYPORT	MXM DP B AUX P	75	78
DP_85D	DISPLAYPORT	MXM DP B AUX N	75	78
DP_85D	DISPLAYPORT	MXM DP C ML P<3...0>	75	83
DP_85D	DISPLAYPORT	MXM DP C ML N<3...0>	75	83
DP_85D	DISPLAYPORT	MXM DP C AUX P	75	83
DP_85D	DISPLAYPORT	MXM DP C AUX N	75	83
DP_85D	DISPLAYPORT	MXM DP C AUX R P	75	83
DP_85D	DISPLAYPORT	MXM DP C AUX R N	75	83
DP_85D	DISPLAYPORT	MXM DP D ML P<3...0>	75	78
DP_85D	DISPLAYPORT	MXM DP D ML N<3...0>	75	78
DP_85D	DISPLAYPORT	MXM DP D AUX P	75	78
DP_85D	DISPLAYPORT	MXM DP D AUX N	75	78

# UNUSED VIDEO NET PHYSICAL CONSTRAINTS

	DP_8SD	DISPLAYPORT	MMX LVDS A CLK P	76	78
	DP_8SD	DISPLAYPORT	MMX LVDS A CLK N		
	DP_8SD	DISPLAYPORT	MMX LVDS B CLK P		
	DP_8SD	DISPLAYPORT	MMX LVDS B CLK N		
	DP_8SD	DISPLAYPORT	MMX LVDS A DATA P<3...0>	76	78
	DP_8SD	DISPLAYPORT	MMX LVDS A DATA N<3...0>		
	DP_8SD	DISPLAYPORT	MMX LVDS B DATA P<3...0>	76	78
	DP_8SD	DISPLAYPORT	MMX LVDS B DATA N<3...0>		



## SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
THERMAL	*	*	4:1_SPACING
THERMAL	POWER	*	PWR_P2MM
THERMAL	GND	*	GND_P2MM

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
THERM_DIFF	*	1:1_DIFFPAIR
SNS_DIFF	*	1:1_DIFFPAIR

## SMC SMBus Net Properties


ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
	SMB_5.5G	SMBUS SMC A S3 SCL	49
	SMB_5.5G	SMBUS SMC A S3 SDA	49
	SMB_5.5G	SMBUS SMC B S0 SCL	49
	SMB_5.5G	SMBUS SMC B S0 SDA	49
	SMB_5.5G	SMBUS SMC 0 S0 SCL	49
	SMB_5.5G	SMBUS SMC 0 S0 SDA	49
	SMB_5.5G	SMBUS SMC BSA SCL	49
	SMB_5.5G	SMBUS SMC BSA SDA	49
	SMB_5.5G	SMBUS SMC MGMT SCL	49 94
	SMB_5.5G	SMBUS SMC MGMT SDA	49 94
	SMB_5.5G	SMBUS SMC MGMT SCL	49 94
	SMB_5.5G	SMBUS SMC MGMT SDA	49 94
	SMB_5.5G	SMBUS PCH CLK	18 49
	SMB_5.5G	SMBUS PCH DATA	18 49
	SMB_5.5G	SML PCH 0 CLK	18 49
	SMB_5.5G	SML PCH 0 DATA	18 49
	SMB_5.5G	SML PCH 1 CLK	18 49
	SMB_5.5G	SML PCH 1 DATA	18 49
	CLK_XTAL	XTAL	SMC XTAL 46 47
	CLK_XTAL	XTAL	SMC XTAL 46 47
DESD	SMB_5.5G	I2C VREFMRGN DIMMA SCL	28
DESD	SMB_5.5G	I2C VREFMRGN DIMMA SDA	28
DESD	SMB_5.5G	I2C VREFMRGN DIMMB SCL	28
DESD	SMB_5.5G	I2C VREFMRGN DIMMB SDA	28
DESD	SMB_5.5G	SMB BLC TC0N SCL	6 49 81
DESD	SMB_5.5G	SMB BLC TC0N SDA	6 49 81
DESD	SMB_5.5G	I2C TC0N SCL	81
DESD	SMB_5.5G	I2C TC0N SDA	81
DESD	SMB_5.5G	SMB BLC PCH SCL R	6
DESD	SMB_5.5G	SMB BLC PCH SDA R	6

## SMC THERMAL NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
	THERM_DIFF	THERMAL	SNS T1 1 P	52
	THERM_DIFF	THERMAL	SNS T1 1 N	52
	THERM_DIFF	THERMAL	SNS T2 DP2	52
	THERM_DIFF	THERMAL	SNS T2 DN2	52
1000	THERM_DIFF	THERMAL	SNS T1 2 P	52
1000	THERM_DIFF	THERMAL	SNS T1 2 N	52
1000	THERM_DIFF	THERMAL	SNS T1 3 P	52
1000	THERM_DIFF	THERMAL	SNS T1 3 N	52
1000	THERM_DIFF	THERMAL	SNS T1 4 P	52
1000	THERM_DIFF	THERMAL	SNS T1 4 N	52
1000	THERM_DIFF	THERMAL	SNS T1 5 P	52
1000	THERM_DIFF	THERMAL	SNS T1 5 N	52
1000	THERM_DIFF	THERMAL	SNS T1 6 P	52
1000	THERM_DIFF	THERMAL	SNS T1 6 N	52
1000	THERM_DIFF	THERMAL	SNS T1 7 P	52
1000	THERM_DIFF	THERMAL	SNS T1 7 N	52
1000	THERM_DIFF	THERMAL	SNS CPU THERMD P	10 52
1000	THERM_DIFF	THERMAL	SNS CPU THERMD N	10 52
1000	THERM_DIFF	THERMAL	SNS LCD H P	52
1000	THERM_DIFF	THERMAL	SNS LCD H N	52
	THERM_DIFF	THERMAL	SNS ODD P	52 98
	THERM_DIFF	THERMAL	SNS ODD N	52 98
	THERM_DIFF	THERMAL	SNS CPU H P	52
	THERM_DIFF	THERMAL	SNS CPU H N	52
1000	THERM_DIFF	THERMAL	SNS SKIN RIGHT P	52 98
1000	THERM_DIFF	THERMAL	SNS SKIN RIGHT N	52 98
	THERM_DIFF	THERMAL	SNS SKIN LEFT P	44 52 98
	THERM_DIFF	THERMAL	SNS SKIN LEFT N	44 52 98
	THERM_DIFF	THERMAL	SNS AMB P	52 54 98
	THERM_DIFF	THERMAL	SNS AMB N	52 54 98
	THERM_DIFF	THERMAL	SNS MXM P	52
	THERM_DIFF	THERMAL	SNS MXM N	52
		THERMAL	HDD OOB TEMP FILT	42 51 98
		THERMAL	HDD OOB TEMP FB	42
		THERMAL	HDD OOB TEMP R	51
		THERMAL	SMC HDD OOB TEMP	46 51

## SMC VOLTAGE/CURRENT NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
	THERM_DIFF	THERMAL	SNS I MXM P 50
	THERM_DIFF	THERMAL	SNS I MXM N 50
	THERM_DIFF	THERMAL	SNS DIMM 1V5 P 50
	THERM_DIFF	THERMAL	SNS DIMM 1V5 N 50
	SNS_DIFF	THERMAL	VR ISNS VCORE P 50 95
	SNS_DIFF	THERMAL	VR ISNS VCORE N 50 95
	SNS_DIFF	THERMAL	VR ISNS VAXG P 50 95
	SNS_DIFF	THERMAL	VR ISNS VAXG N 50 95
	SNS_DIFF	THERMAL	VR ISNS 1V05 P 95
	SNS_DIFF	THERMAL	VR ISNS 1V05 N 95
	THERM_DIFF	THERMAL	SNS CPU 1V5 P 50
	THERM_DIFF	THERMAL	SNS VCCSA P 50
	THERM_DIFF	THERMAL	SNS VCCSA N 50
	THERM_DIFF	THERMAL	SNS 1V05 PCH P 50
	THERM_DIFF	THERMAL	SNS 1V05 PCH N 50
		THERMAL	GND SMC AVSS 46 47 50 94
		THERMAL	SMC CPU 1V5 ISENSE 46 50
		THERMAL	SMC CPU 1V5 ISENSE R 50
		THERMAL	SMC CPU 1V5 VSENSE 46 50
		THERMAL	GND SMC AVSS 46 47 50 94
		THERMAL	SMC DIMM ISENSE 46 50
		THERMAL	SMC DIMM 1V5 R 50
		THERMAL	SMC DIMM VSENSE 46 50
		THERMAL	GND SMC AVSS 46 47 50 94
		THERMAL	SMC VCCSA ISENSE 46 50
		THERMAL	SMC VCCSA ISENSE R 50
		THERMAL	SMC VCCSA VSENSE 46 50
		THERMAL	GND SMC AVSS 46 47 50 94
		THERMAL	SMC PCH 1V05 ISENSE 46 50
		THERMAL	SMC VAXG VSENSE 46 50
		THERMAL	SMC PCH 1V05 VSENSE 46 50
		THERMAL	GND SMC AVSS 46 47 50 94
		THERMAL	SMC 1V05 ISENSE 46 50
		THERMAL	SMC VAXG ISENSE 46 50
		THERMAL	SMC 1V05 VSENSE 46 50
		THERMAL	SMC GPU ISENSE 46 50
		THERMAL	SMC GPU VSENSE 46 50
		THERMAL	SMC VCORE ISENSE 46 50
		THERMAL	SMC VCORE VSENSE 46 50
		THERMAL	SMC CPU VSENSE

SYNC MASTER=K62		SYNC DATE=01/06/2011	
PAGE TITLE			
SMC Constraints			
	Apple Inc.		DRAWING NUMBER 051-8115
			SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION 11.1.0	
		BRANCH	
		PAGE	106 OF 110
		SHEET	94 OF 98



A

## A

A

## A

A

---

---

1

1

1

## T29 ELECTRICAL ROUTES

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
T29_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29	*	=5X_DIELECTRIC	?	T29	TOP,BOTTOM	=7X_DIELECTRIC	?

T29 PCI-EXPRESS (SAME RULE AS PCIE)

## T29 SPI INTERFACE CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
T29_SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29_SPI	*	0.2 MM	?

## T29 XTAL CONSTRAINTS

[illegible]

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29_XTAL	*	=4X_DIELECTRIC	?

## T29 SMBUS INTERFACE CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
T29_SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29_SMB	*	=2x_DIELECTRIC	?

## GREEN CLOCK CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_25M_5S5	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_25M	*	=5X_DIELECTRIC	?

## T29 BIAS CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
T29_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29_COMP	*	0.2 MM	?

## T29 NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
<input type="checkbox"/>	NO_TEST=TRUE	T29_90D	T29	T29 R2D C P<3..0>
<input type="checkbox"/>	NO_TEST=TRUE	T29_90D	T29	T29 R2D C N<3..0>
<input type="checkbox"/>	NO_TEST=TRUE	T29_90D	T29	T29 D2R C P<3..0>
<input type="checkbox"/>	NO_TEST=TRUE	T29_90D	T29	T29 D2R C N<3..0>
<input type="checkbox"/>	NO_TEST=TRUE	T29_90D	T29	T29 R2D P<3..0>
<input type="checkbox"/>	NO_TEST=TRUE	T29_90D	T29	T29 R2D N<3..0>
<input type="checkbox"/>	NO_TEST=TRUE	T29_90D	T29	T29 D2R P<3..0>
<input type="checkbox"/>	NO_TEST=TRUE	T29_90D	T29	T29 D2R N<3..0>
<input type="checkbox"/>	NO_TEST=TRUE	T29_90D	T29	T29 R2D C F P<3..0>
<input type="checkbox"/>	NO_TEST=TRUE	T29_90D	T29	T29 R2D C F N<3..0>
<input type="checkbox"/>	NO_TEST=TRUE	T29_90D	T29	T29DPA ML P<3..0>
<input type="checkbox"/>	NO_TEST=TRUE	T29_90D	T29	T29DPA ML N<3..0>
<input type="checkbox"/>	NO_TEST=TRUE	T29_90D	T29	T29DPB ML P<3..0>
<input type="checkbox"/>	NO_TEST=TRUE	T29_90D	T29	T29DPB ML N<3..0>
<input type="checkbox"/>	NO_TEST=TRUE	T29_90D	T29	DP A EXT AUXCH P
<input type="checkbox"/>	NO_TEST=TRUE	T29_90D	T29	DP A EXT AUXCH N
<input type="checkbox"/>	NO_TEST=TRUE	T29_90D	T29	DP SDRVA AUXCH C P
<input type="checkbox"/>	NO_TEST=TRUE	T29_90D	T29	DP SDRVA AUXCH C N
<input type="checkbox"/>	NO_TEST=TRUE	T29_90D	T29	DP SDRVB AUXCH C P
<input type="checkbox"/>	NO_TEST=TRUE	T29_90D	T29	DP SDRVB AUXCH C N
<input type="checkbox"/>	NO_TEST=TRUE	T29_90D	T29	DP B EXT AUXCH P
<input type="checkbox"/>	NO_TEST=TRUE	T29_90D	T29	DP B EXT AUXCH N
<input type="checkbox"/>	NO_TEST=TRUE	T29_90D	T29	T29DPA D2R1 AUXCH P
<input type="checkbox"/>	NO_TEST=TRUE	T29_90D	T29	T29DPA D2R1 AUXCH N
<input type="checkbox"/>	NO_TEST=TRUE	T29_90D	T29	T29DPB D2R3 AUXCH P
<input type="checkbox"/>	NO_TEST=TRUE	T29_90D	T29	T29DPB D2R3 AUXCH N
<input type="checkbox"/>	NO_TEST=TRUE	T29_90D	T29	T29DPA ML C N<0>
<input type="checkbox"/>	NO_TEST=TRUE	T29_90D	T29	T29DPA ML C P<0>
<input type="checkbox"/>	NO_TEST=TRUE	T29_90D	T29	T29DPA ML C N<2>
<input type="checkbox"/>	NO_TEST=TRUE	T29_90D	T29	T29DPA ML C P<2>
<input type="checkbox"/>	NO_TEST=TRUE	T29_90D	T29	T29DPB ML C N<0>
<input type="checkbox"/>	NO_TEST=TRUE	T29_90D	T29	T29DPB ML C P<0>
<input type="checkbox"/>	NO_TEST=TRUE	T29_90D	T29	T29DPB ML C N<2>
<input type="checkbox"/>	NO_TEST=TRUE	T29_90D	T29	T29DPB ML C P<2>
<input type="checkbox"/>	NO_TEST=TRUE	PCIE_85D	PCIE	PCIE T29 R2D P<3..0>
<input type="checkbox"/>	NO_TEST=TRUE	PCIE_85D	PCIE	PCIE T29 R2D N<3..0>
<input type="checkbox"/>	NO_TEST=TRUE	PCIE_85D	PCIE	PCIE T29 R2D C P<3..0>
<input type="checkbox"/>	NO_TEST=TRUE	PCIE_85D	PCIE	PCIE T29 R2D C N<3..0>
<input type="checkbox"/>	NO_TEST=TRUE	PCIE_85D	PCIE	PCIE T29 D2R P<3..0>
<input type="checkbox"/>	NO_TEST=TRUE	PCIE_85D	PCIE	PCIE T29 D2R N<3..0>
<input type="checkbox"/>	NO_TEST=TRUE	PCIE_85D	PCIE	PCIE T29 D2R C P<3..0>
<input type="checkbox"/>	NO_TEST=TRUE	PCIE_85D	PCIE	PCIE T29 D2R C N<3..0>
<input type="checkbox"/>	NO_TEST=TRUE	CLK_PCIE_90D	CLK_PCIE	PCIE CLK100M T29 P
<input type="checkbox"/>	NO_TEST=TRUE	CLK_PCIE_90D	CLK_PCIE	PCIE CLK100M T29 N
<input type="checkbox"/>	NO_TEST=TRUE	DP_85D	DISPLAYPORT	DP T29SRC ML C P<3..0>
<input type="checkbox"/>	NO_TEST=TRUE	DP_85D	DISPLAYPORT	DP T29SRC ML C N<3..0>
<input type="checkbox"/>	NO_TEST=TRUE	DP_85D	DISPLAYPORT	DP T29SRC ML P<3..0>
<input type="checkbox"/>	NO_TEST=TRUE	DP_85D	DISPLAYPORT	DP T29SRC ML N<3..0>
<input type="checkbox"/>	NO_TEST=TRUE	DP_85D	DISPLAYPORT	DP T29SNK0 ML P<3..0>
<input type="checkbox"/>	NO_TEST=TRUE	DP_85D	DISPLAYPORT	DP T29SNK0 ML N<3..0>
<input type="checkbox"/>	NO_TEST=TRUE	DP_85D	DISPLAYPORT	DP T29SNK0 AUXCH P
<input type="checkbox"/>	NO_TEST=TRUE	DP_85D	DISPLAYPORT	DP T29SNK0 AUXCH N
<input type="checkbox"/>	NO_TEST=TRUE	DP_85D	DISPLAYPORT	DP T29SNK0 ML C P<3..0>
<input type="checkbox"/>	NO_TEST=TRUE	DP_85D	DISPLAYPORT	DP T29SNK0 ML C N<3..0>
<input type="checkbox"/>	NO_TEST=TRUE	DP_85D	DISPLAYPORT	DP T29SNK0 AUXCH C P
<input type="checkbox"/>	NO_TEST=TRUE	DP_85D	DISPLAYPORT	DP T29SNK0 AUXCH C N
<input type="checkbox"/>	NO_TEST=TRUE	DP_85D	DISPLAYPORT	DP T29SNK1 ML P<3..0>
<input type="checkbox"/>	NO_TEST=TRUE	DP_85D	DISPLAYPORT	DP T29SNK1 ML N<3..0>
<input type="checkbox"/>	NO_TEST=TRUE	DP_85D	DISPLAYPORT	DP T29SNK1 AUXCH P
<input type="checkbox"/>	NO_TEST=TRUE	DP_85D	DISPLAYPORT	DP T29SNK1 AUXCH N
<input type="checkbox"/>	NO_TEST=TRUE	DP_85D	DISPLAYPORT	DP T29SNK1 ML C P<3..0>
<input type="checkbox"/>	NO_TEST=TRUE	DP_85D	DISPLAYPORT	DP T29SNK1 ML C N<3..0>
<input type="checkbox"/>	NO_TEST=TRUE	DP_85D	DISPLAYPORT	DP T29SNK1 AUXCH C P
<input type="checkbox"/>	NO_TEST=TRUE	DP_85D	DISPLAYPORT	DP T29SNK1 AUXCH C N
<input type="checkbox"/>	NO_TEST=TRUE	DP_85D	DISPLAYPORT	DP T29SRC AUXCH R C P
<input type="checkbox"/>	NO_TEST=TRUE	DP_85D	DISPLAYPORT	DP T29SRC AUXCH R C N
<input type="checkbox"/>	NO_TEST=TRUE	DP_85D	DISPLAYPORT	DP T29SRC AUXCH C P
<input type="checkbox"/>	NO_TEST=TRUE	DP_85D	DISPLAYPORT	DP T29SRC AUXCH C N
<input type="checkbox"/>	NO_TEST=TRUE	T29_90D	DISPLAYPORT	DP SDRVA AUXCH P
<input type="checkbox"/>	NO_TEST=TRUE	T29_90D	DISPLAYPORT	DP SDRVA AUXCH N
<input type="checkbox"/>	NO_TEST=TRUE	T29_90D	DISPLAYPORT	DP SDRVB AUXCH P
<input type="checkbox"/>	NO_TEST=TRUE	T29_90D	DISPLAYPORT	DP SDRVB AUXCH N
<input type="checkbox"/>	NO_TEST=TRUE	T29_90D	DISPLAYPORT	DP SDRVA ML C P<3..0>
<input type="checkbox"/>	NO_TEST=TRUE	T29_90D	DISPLAYPORT	DP SDRVA ML C N<3..0>
<input type="checkbox"/>	NO_TEST=TRUE	T29_90D	DISPLAYPORT	DP SDRVA ML P<3..0>
<input type="checkbox"/>	NO_TEST=TRUE	T29_90D	DISPLAYPORT	DP SDRVA ML N<3..0>
<input type="checkbox"/>	NO_TEST=TRUE	T29_90D	DISPLAYPORT	DP SDRVA ML R P<3..0>
<input type="checkbox"/>	NO_TEST=TRUE	T29_90D	DISPLAYPORT	DP SDRVA ML R N<3..0>
<input type="checkbox"/>	NO_TEST=TRUE	T29_90D	DISPLAYPORT	DP SDRVB ML C P<3..0>
<input type="checkbox"/>	NO_TEST=TRUE	T29_90D	DISPLAYPORT	DP SDRVB ML C N<3..0>
<input type="checkbox"/>	NO_TEST=TRUE	T29_90D	DISPLAYPORT	DP SDRVB ML P<3..0>
<input type="checkbox"/>	NO_TEST=TRUE	T29_90D	DISPLAYPORT	DP SDRVB ML R P<3..0>
<input type="checkbox"/>	NO_TEST=TRUE	T29_90D	DISPLAYPORT	DP SDRVB ML R N<3..0>
<input type="checkbox"/>	NO_TEST=TRUE	T29_90D	DISPLAYPORT	T29 A RSVD N
<input type="checkbox"/>	NO_TEST=TRUE	T29_90D	DISPLAYPORT	T29 A RSVD P
<input type="checkbox"/>	NO_TEST=TRUE	T29_90D	DISPLAYPORT	T29 B RSVD N
<input type="checkbox"/>	NO_TEST=TRUE	T29_90D	DISPLAYPORT	T29 B RSVD P

## T29 NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
	T29_SPT_55G	T29_SPT	JTAG T29 TDI	15 21 86
	T29_SPT_55G	T29_SPT	JTAG T29 TMS	15 18 86
	T29_SPT_55G	T29_SPT	JTAG T29 TCK	15 21 26
	T29_SPT_55G	T29_SPT	JTAG T29 TDO	86
	T29_SPT_55G	T29_SPT	T29 SPI MOSI	15 21 86
	T29_SPT_55G	T29_SPT	T29 SPI MISO	86
	T29_SPT_55G	T29_SPT	T29 SPI CS L	86
	T29_SPT_55G	T29_SPT	T29 SPI CLK	86
	CLK_25M_55G	CLK_25M	SYSCLK CLK25M T29	79 86 96
	CLK_25M_55G	CLK_25M	SYSCLK CLK25M T29 R	86 96
	T29_SMB_55G	T29_SMB	I2C T29 SDA	49 86
	T29_SMB_55G	T29_SMB	I2C T29 SCL	49 86
	CLK_25M_55G	CLK_25M	SYSCLK CLK25M SB	79
	CLK_25M_55G	CLK_25M	SYSCLK CLK25M ENET	79
	CLK_25M_55G	CLK_25M	ENET CLK25M XTAL1 OSC	36 79
	CLK_25M_55G	CLK_25M	SYSCLK CLK25M T29 CLK	79
	CLK_25M_55G	CLK_25M	SYSCLK CLK25M T29	79 86 96
	CLK_25M_55G	CLK_25M	SYSCLK CLK25M T29 R	86 96
	T29_XTAL_100M	T29_XTAL	SYSCLK CLK25M X2	79
	T29_XTAL_100M	T29_XTAL	SYSCLK CLK25M X2 R	79
	T29_XTAL_100M	T29_XTAL	SYSCLK CLK25M X1	79
	T29_55G	T29_COMP	T29 RSENSE	86
	T29_55G	T29_COMP	T29 RBIAS	86
		T29_COMP	T29 A BIAS	82 84 85
		T29_COMP	T29 B BIAS	86
		T29_COMP	DP A BIAS	84

PM NET PROPERTIES  
(PM, RESET, EN, PGOOD)

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PM	*	*	2:1_SPACING
PM_VTT	PM_VTT	*	2:1_SPACING
PM_VTT	*	*	3:1_SPACING
PM_VTT	GND	*	DEFAULT
PM	GND	*	DEFAULT

NET_TYPE			
PHYSICAL	SPACING		
PM		4V5 REG EN	56
RE30	PM	3V42Q3H SHDN L	72
RE30	PM	ALL SYS PWRGD R	5 32 64
RE30	PM	ALL SYS PWRGD SMC	46 64
RE30	PM	AP PWR EN	20 25 33
RE30	PM	AP MINI RESET L	33
RE30	PM	AUD I2C INT L	20 62
RE30	PM	AUD IP PERIPHERAL DET	20 61
RE30	PM	AUD IPHS SWITCH EN	21 62
RE30	PM	AUD SPDIF IN	60 83 91
RE30	PM	AUD SPDIF IN CODEC	56 83
RE30	PM	BDV_BKL_PWM	46 83 97
RE30	PM	BL_PWM	6 83
RE30	PM	BL_EN	6 81
RE30	PM	BDV_BKL_PWM	46 83 97
RE30	PM	CK505 27MHZ EN	26
RE30	PM	CPUVTT REG EN	
RE30	PM_VTT	CPUVTT REG PGOOD R	63
RE30	PM	CPU MEM RESET L	11 32
RE30	PM	CPU Peci R	46
RE30	PM_VTT	CPU PWRGD	11 21 25
RE30	PM	CPU RESET L	11 27
RE30	PM	CPU SKTOCC L	11 63
RE30	PM	CPU CATERR L	11
RE30	PM	CPU Peci	11 21 46
RE30	PM	CPU PROCHOT L	11 47 65
RE30	PM	CPU THRMTRIP L	11 47
RE30	PM	CPU PROC_SEL	11 19
RE30	PM	DEBUG RESET L	27 48
RE30	PM	DDRVT EN	
RE30	PM	DP INT SPDIF AUDIO	81 83
RE30	PM	DP INTFNL HPD	81 83
RE30	PM	3V3R2V9 DPAPWR ADJ	82 95
RE30	PM	DP A PWRDWN	82
RE30	PM	DP A PWRDWN FET R	82
RE30	PM	DP A PWRDWN INV	82
RE30	PM	DPAPWRSW HVEN L R	82
RE30	PM	DPAPWRSW CT	82
RE30	PM	DPAPWRSW_ILIM	82
RE30	PM	DPAPWRSW_ILIT	82
RE30	PM	T29 A HV EN	82 84
RE30	PM	3V3R2V9 DPBPWR ADJ	
RE30	PM	DP B PWRDWN	
RE30	PM	DP B PWRDWN FET R	
RE30	PM	DP B PWRDWN INV	
RE30	PM	DPBPWRSW HVEN L R	
RE30	PM	DPBPWRSW CT	
RE30	PM	DPBPWRSW_ILIM	
RE30	PM	DPBPWRSW_ILIT	
RE30	PM	T29 B HV EN	
RE30	PM	T29 PWR EN	18 80 97
RE30	PM	T29 RESET RTR L	80 86
RE30	PM	LCD_BL_FILT	83
RE30	PM	LCD_BLK_ON_DLY	
RE30	PM	LCD_BL_PWM	83
RE30	PM	MXM_PNL_BL_PWM	76 83

NET_TYPE			
PHYSICAL	SPACING		
RE30	PM	ENET PWR EN	20 25 36
RE29	PM	ENET LOW PWR	15 21 37
RE29	PM	FW RESET L	27 39
RE30	PM	ENET RESET L	27 36
RE30	PM	FW PME L	15 21 39
RE30	PM	FW PWR EN	15 21
RE30	PM	FW CLKREQ L	15 39
RE30	PM	ISOLATE CPU MEM L	21 25 32
RE30	PM	LPC PWRDWN L	19 46 48
RE30	PM	MEM RESET L	30 31 32 89
RE30	PM	MINI_CLKREQ L	15 33
RE30	PM	MINI_RESET L	27 33
RE30	PM	MXM_CLKREQ L	9 75
RE30	PM	MXM_GOOD	5 21 25
RE30	PM	ODD_PWR_EN_L	15 21 42
RE30	PM	RTC RESET L	18 27 97
RE30	PM	RSMRST_PWRGD	46 64
RE30	PM	RTC RESET L	18 27 97
RE30	PM	S4_ENABLES	63
RE30	PM	SDCONN_STATE_RST_L	
RE30	PM	SDCONN_DETECT_BUF_L	92
RE30	PM	SDCONN_STATE_CHANGE	20 26 46
RE30	PM	SDCARD RESET	15 21 44 98
RE30	PM	SDCARD RESET L	44
RE30	PM	SDCARD_PLT_RST_L	27 44
RE30	PM	SDCARD_PLT_RST_L_R	
RE30	PM	SMC PM G2 EN	46 74
RE30	PM	SMC PM G2 EN R	74
RE30	PM	SMC PM G2 EN L	74
RE30	PM	S5 DG 1	74
RE30	PM	S5 MSFT G1	74
RE30	PM	USE HDD OOB L	20 51
RE30	PM	HDD_OOB_1V00_REF	51
RE30	PM	SMC_ADAPTER_EN	19 46 47
RE30	PM	SMC_RUNTIME_SCI_L	21 46 47
RE30	PM	SMC_WAKE_SCI_L	15 18 21 46
RE30	PM	SMC_DELAYED_PWRGD	47 64
RE30	PM	SMC_LRESET_L	27 46
RE30	PM	SMC_RESET_L	46 47 48
RE30	PM	SMC_PROCHOT	46 47
RE30	PM	SMC_PROCHOT_3_3_L	46 47
RE30	PM	SMC_ONOFF_L	46 47
RE30	PM	SMC_MANUAL_RST_L	47
RE30	PM	SPI_DESCRIPTOR_OVERRIDE_L	18 46
RE30	PM	T29_PWR_EN	
RE30	PM	T29_RESET_L	18 80 97
RE30	PM	T29_DP_PORTA_PWR_EN	20 25 82 91
RE30	PM	T29_DP_PORTA_PWR_EN_REG	82
RE30	PM_VTT	XDP_CPUPWRGD	
RE30	PM_VTT	XDP_DBRESET_L	11 25
RE30	PM_VTT	XDP_PWRGD	
RE30	PM	XDPPCH_PLTRST_L	25 27
RE30	PM	USB_HUB_SOFT_RESET_L	20 25 34
RE30	PM	VSYNC_DP_CONN	6 81
RE30	PM	VSYNC_DP	81
RE30	PM	VIDEO_ON	81
RE30	PM	VTT_REG_PGOOD_L	63

NET_TYPE			
PHYSICAL	SPACING		
RE30	PM	PLT RESET L	20 27
RE30	PM_VTT	PLT RESET LS1V05 L	11
RE30	PM	PM_BATLOW L	15 19 46
RE30	PM	PM_CLK32K_SUSCLK	9 46 91
RE30	PM	PM_CLK32K_SUSCLK_R	9 19 91
RE30	PM	PM_CLKRUN L	15 19 46 48
RE30	PM	PM_PWRBTN L	19 25 46
RE30	PM	PM_RSMRST L	27 46
RE30	PM	PM_RSMRST_PCH L	19 27
RE30	PM	PCH_SRTCST L	18
RE30	PM	PCH_INTVRMEN L	18
RE30	PM	PCH_DSMVRMEN	19
RE30	PM	PCH_DF_TVS	19
RE30	PM	PCH_PROCPWRGD	21
RE30	PM	PCIE_WAKE_L	19 33 36 78
RE30	PM	PM_DSW_PWRGD	19
RE30	PM	PM_ASW_PWRGD	19 64
RE30	PM	PM_MEM_PWRGD_R	11
RE30	PM	PM_EN_DDR1V5_S3_REG	63 71
RE30	PM	PM_EN_DDRVTT_S0_REG	32 63 71
RE30	PM	PM_EN_P12V_S0_FET	6 63
RE30	PM	PM_EN_P1V05_S0_REG	63 68
RE30	PM	PM_EN_P1V05_S3_REG	
RE30	PM	PM_EN_P1V5_S0_FET	63 73
RE30	PM	PM_EN_P1V8_S0_REG	63 71
RE30	PM	PM_EN_P3V3_S0_FET	63 73
RE30	PM	PM_EN_P3V3_S3_FET	63 73
RE30	PM	PM_EN_P3V3_S5_REG	70
RE30	PM	PM_EN_P5V_S0_FET	63 73
RE30	PM	PM_EN_P5V_S3_REG	63 70
RE30	PM	PM_EN_PVCCSA_S0_REG_L	64
RE30	PM	PM_EN_VCCSA_S0_CPU	
RE30	PM	PM_EN_PVCORE_CPU	63 65
RE30	PM_VTT	PM_MEM_PWRGD	11 19 97
RE30	PM	PM_MXM_EN	64 76
RE30	PM	PM_PCH_PWRGD_R	64
RE30	PM	PM_PECI_PWRGD	46 64
RE30	PM	PM_PECI_PWRGD_R	46
RE30	PM	PM_PGOOD_DDR1V5_S3_REG	5 63 71
RE30	PM	PM_PGOOD_P1V05_S0_REG	63 64 68
RE30	PM	PM_PGOOD_P1V5_S0_FET	11 64 73
RE30	PM	PM_PGOOD_P1V8_S0_REG	64 71
RE30	PM	PM_PGOOD_P3V3_S0_FET	63 64 73
RE30	PM	PM_PGOOD_P3V3_S3_FET	34 73
RE30	PM	PM_PGOOD_P3V3_S5_REG	27 64 70
RE30	PM	PM_PGOOD_P5V_S0_FET	63 64 73
RE30	PM	PM_PGOOD_MINI	33
RE30	PM	PM_PGOOD_PVCORE_CPU	5 25 64 65
RE30	PM	PM_PGOOD_PVCCSA_S0_REG	63 64
RE30	PM	PM_PGOOD_P5V_S3_REG	63 70 82
RE30	PM	PM_PGOOD_PVAXG	5 65
RE30	PM_VTT	PM_MEM_PWRGD	11 19 97
RE30	PM	PM_MEM_PWRGD_L	11
RE30	PM	PM_MXM_PGOOD	64 76
RE30	PM	PM_PCH_PWRGD	19 21 64
RE30	PM	PM_SLP_S3_5V	32
RE30	PM	PM_SLP_S3_5V_L	32
RE30	PM	PM_SLP_S3_5V_R2	32
RE30	PM	PM_SLP_S3_L	5 19 26 32 36 46 47 63 82
RE30	PM	PM_SLP_S4_L	5 19 32 46 47 63 97
RE30	PM	PM_SLP_S5_L	5 19 46 47 63
RE30	PM_VTT	PM_SYNC	11 19
RE30	PM	PM_SYSRST_L	19 25 27 46
RE30	PM	PM_SYS_PWRGD	19 32 64
RE30	PM_VTT	PM_THRMTRIP_L	21 47
RE30	PM	PM_SLP_S3_BUF_L	63
RE30	PM	PM_SLP_S4_1_L_R	63
RE30	PM	PM_SLP_S4_D_L	32
RE30	PM	PM_SLP_S4_L	5 19 32 46 47 63 97
RE30	PM	PGOOD_P1V5_S0_DLY	11
RE30	PM	PGOOD_1V8_S0_G1	64
RE30	PM	PGOOD_1V8_S0_G2	64
RE30	PM	PGOOD_P12V_S0	63 64
RE30	PM	PGOOD_P1V8_S0	64
RE30	PM	PGOOD_PCH_S0	5 64
RE30	PM	PGOOD_PCH_S0_R	64 91
RE30	PM	PGOOD_SYSPWR0K	64
RE30	PM	PGOOD_SYSPWR0K_R	64
RE30	PM	POWER_BUTTON_L	
RE30	PM	PEG_RESET_L	47
RE30	PM	PGOOD_CPU_S0	9 27
RE30	PM	PGOOD_CPU_UNCORE	64
RE30	PM	PGOOD_5V_1V05_3V3	64 91
RE30	PM	PGOOD_3V3_1V05	64 91
RE30	PM	PGOOD_12V_S0_G1	64
RE30	PM	PGOOD_12V_S0_G2	64
RE30	PM	9V_COMP_REF	64
RE30	PM	12V_COMP_REF	64
RE30	PM	ALL_SYS_PWRGD	64 91

SYNC MASTER=K62		SYNC DATE=01/06/2011	
PAGE TITLE			
PM RESETS ENABLES PGOOD CONST			
Apple Inc.		DRAWING NUMBER	051-8115
		REVISION	11.1.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	109 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	97 OF 98
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---



8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---